2006 Teridian Semiconductor Corporation Rev. 2." />
參數(shù)資料
型號(hào)： 78P2352-IGTR/F
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 38/42頁(yè)
文件大小： 0K
描述： IC LIU SDH SONET 2CH 128-LQFP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 1,000
類型： 線路接口裝置（LIU）
驅(qū)動(dòng)器/接收器數(shù)： 2/2
規(guī)程： E4，OC-3，STM1-E
電源電壓： 3.15 V ~ 3.45 V
安裝類型： 表面貼裝
封裝/外殼： 128-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 128-LQFP-EP（14x14）
包裝： 帶卷 (TR)
78P2352
Dual Channel
OC-3/ STM1-E/ E4 LIU
Page: 5 of 42
2006 Teridian Semiconductor Corporation
Rev. 2.4
Receive Loss of Signal
The 78P2352 includes a Loss of Signal (LOS)
detector. When the peak value of the received CMI
signal is less than approximately 19dB below
nominal for approximately 110 UI, Receive Loss of
Signal is asserted. The Rx LOS signal is cleared
when
the
received
signal
is
greater
than
approximately 18dB below nominal for 110 UI.
In ECL mode, the LOSx signal will be asserted when
there are no transitions for longer than 2.3
s. The
signal is cleared when there are more than 4
transitions in 32 UI. It is generally recommended to
use the LOS status signal from the optical
transceiver module.
During Rx LOS conditions, the receive clock will
remain on the last selected phase tap of the Rx DLL
outputting a stable clock while the receive data
outputs are squelched and held at logic ‘0’.
Note: Rx Loss of Signal detection is disabled
during Local Loopback and Receive Monitor
Modes.
Receive Loss of Lock
The 78P2352 includes an optional Receiver Loss of
Lock detector that will flag if the recovered Rx clock
frequency differs from the reference clock by more
than
±100ppm in an interval greater than 420s.
This condition is cleared when the frequencies are
less than
±100ppm off for more than 500s.
Notes:
1. During Rx Loss of Signal (RLOS), the Rx
Loss of Lock indicator is undefined and may
report either status.
2. For reliable operation, the LOLOR bit in the
Signal Control register should be toggled
upon power-up and configuration.
TRANSMITTER OPERATION
At the media interface, the transmit driver generates
an analog signal for transmission through either a
transformer and 75
coaxial cable or directly to a
fiber optics transceiver for electrical to optical
conversion.
At the host interface, the 78P2352 provides a
number interface options for compatibility with most
off-the-shelf framers and custom ASICs.
A
selectable 4-bit parallel or nibble interface is
available with both slave or master timing options as
well a serial LVPECL interface with various timing
recovery modes.
Each of the serial NRZ transmit timing modes can be
configured in HW mode or SW mode as shown in
the table below.
HW Control Pins SW Control Bits
Serial Mode
SDI_PAR
CKMODE PAR
SMOD[1:0]
Synchronous
clock + data
Low
0
0 0
Synchronous
data only
Low
Floating
0
1 0
Plesiochronou
s data only
Low
High
0
0 1
Loop-timing
n/a
X
11
Synchronous (Re-timing) Tx Serial Modes
In Figure 1, serial NRZ transmit data is input to
SIDxP/N pins at LVPECL levels. By default, the data
is latched in on the rising edge of SICKxP.
An
integrated FIFO decouples the on chip and off chip
clocks and re-clocks the data using a clean
synthesized clock generated from the provided
reference clock.
As such, the SICKxP/N clock
provided by the framer/mapper IC for both
channels must be source synchronous with the
provided reference clock when the FIFO is used.
TDK
78P2352
Framer/
Mapper
NRZ
140 / 155 MHz
System Reference Clock
SOxDP/N
SOxCKP/N
SIxDP/N
CKREFP/N
RXxP/N
CMIxP/N
XFMR
CMI
Coax
140 / 155 MHz
SIxCKP/N
Figure 1: Synchronous clock and data available
(Tx CDR bypassed, FIFO enabled)
If an off-chip serial transmit clock is not available, as
in Figure 2, the 78P2352 can recover a Tx clock
from the serial NRZ data input and pass the data
through the clock decoupling FIFO. The data is then
re-clocked or re-timed using a clean synthesized
clock generated from the provided reference clock.
In this mode, the NRZ transmit source data for both
channels must be source synchronous with the
reference clock applied at CKREFP/N.
TDK
78P2352
Framer/
Mapper
NRZ
140 / 155 MHz
System Reference Clock
SOxDP/N
SOxCKP/N
SIxDP/N
CKREFP/N
RXxP/N
CMIxP/N
XFMR
CMI
Coax
Figure 2: Synchronous data only
(Tx CDR enabled, FIFO enabled)
相關(guān)PDF資料
PDF描述
VE-26V-IU-F3 CONVERTER MOD DC/DC 5.8V 200W
MC100EP16FDG IC RCVR/DRVR ECL DIFF 5V 8SOIC
DS26303L-75+A3 IC LIU E1/T1/J1 3.3V 144-ELQFP
MS27474E14B15P CONN RCPT 15POS JAM NUT W/PINS
D38999/26FH55PA CONN PLUG 55POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78P236-IP 制造商:SSI 功能描述:
78P47404T15 制造商:n/a 功能描述:0.47MFD 400VDC caps
78P7200 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Line Interface Unit
78P7200IH 制造商:TDK CORPORATION OF AMERICA 功能描述:Line Interface 28-Pin PLCC
78P7200-IH 制造商:TDK 功能描述:Line Interface 28-Pin PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*