參數(shù)資料
型號: 72V805L15PFI9
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: FIFO
英文描述: 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
封裝: TQFP-128
文件頁數(shù): 22/26頁
文件大?。?/td> 325K
代理商: 72V805L15PFI9
IDT72V805/72V815/72V825/72V835/72V845
3.3 V CMOS DUAL SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 4,096 x 18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
5
Commercial
Com’l & Ind’l(2)
Commercial
IDT72V805L10
IDT72V805L15
IDT72V805L20
IDT72V815L10
IDT72V815L15
IDT72V815L20
IDT72V825L10
IDT72V825L15
IDT72V825L20
IDT72V835L10
IDT72V835L15
IDT72V835L20
IDT72V845L10
IDT72V845L15
IDT72V845L20
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
fS
Clock Cycle Frequency—
100
66.7
50
MHz
tA
Data Access Time
2
6.5
2
10
2
12
ns
tCLK
Clock Cycle Time
10
15
20
ns
tCLKH
Clock HIGH Time
4.5
6
8
ns
tCLKL
Clock LOW Time
4.5
6
8
ns
tDS
Data Setup Time
3
4
5
ns
tDH
Data Hold Time
0.5
1
1
ns
tENS
Enable Setup Time
3
4
5
ns
tENH
Enable Hold Time
0.5
1
1
ns
tRS
Reset Pulse Width(1)
10
15
20
ns
tRSS
Reset Setup Time
8
10
12
ns
tRSR
Reset Recovery Time
8
10
12
ns
tRSF
Reset to Flag and Output Time
15
15
20
ns
tOLZ
Output Enable to Output in Low-Z(3)
0—0—
0
ns
tOE
Output Enable to Output Valid
6
3
8
3
10
ns
tOHZ
Output Enable to Output in High-Z(3)
16
38
3
10
ns
tWFF
Write Clock to Full Flag
6.5
10
12
ns
tREF
Read Clock to Empty Flag
6.5
10
12
ns
tPAFA
Clock to Asynchronous Programmable
17
20
22
ns
Almost-Full Flag
tPAFS
Write Clock to Synchronous
8
10
12
ns
Programmable Almost-Full Flag
tPAEA
Clock to Asynchronous Programmable
17
20
22
ns
Almost-Empty Flag
tPAES
Read Clock to Synchronous
8
10
12
ns
Programmable Almost-Empty Flag
tHF
Clock to Half-Full Flag
17
20
22
ns
tXO
Clock to Expansion Out
6.5
10
12
ns
tXI
Expansion In Pulse Width
3
6.5
8
ns
tXIS
Expansion In Setup Time
3
5
8
ns
tSKEW1
Skew time between Read Clock &
5
6
8
ns
Write Clock for
FF/IR and EF/OR
tSKEW2(4)
Skew time between Read Clock &
14
18
20
ns
Write Clock for
PAE and PAF
AC ELECTRICAL CHARACTERISTICS
(Commercial: VCC = 3.3V ± 0.3V, TA = 0°C to +70°C; Industrial: VCC = 3.3V
± 0.3V, TA = -40°C to +85°C)
NOTES:
1. Pulse widths less than minimum values are not allowed.
2. Industrial temperature range product for the 15ns speed grade is available as a standard device.
3. Values guaranteed by design, not currently tested.
4. tSKEW2 applies to synchronous
PAE and synchronous PAF only.
30pF*
330
3.3V
510
D.U.T.
4295 drw 03
Figure 1. Output Load
* Includes jig and scope capacitances.
AC TEST CONDITIONS
Input Pulse Levels
GND to 3.0V
Input Rise/Fall Times
3ns
Input Timing Reference Levels
1.5V
Output Reference Levels
1.5V
Output Load
See Figure 1
相關(guān)PDF資料
PDF描述
72V805L15PF8 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128
7305-0-15-15-47-14-04-0 BRASS, GOLD FINISH, PCB TERMINAL
7305-0-15-15-47-01-04-0 BRASS, GOLD FINISH, PCB TERMINAL
7305-0-15-01-47-27-04-0 BRASS, TIN FINISH, PCB TERMINAL
7305-0-15-01-47-14-04-0 BRASS, TIN FINISH, PCB TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
72V805L20PF 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V805L20PF8 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 256 x 18 x 2 128-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC QUAD DEPTH/WIDTH BI-DIR 256 X 18 X 2 128TQFP - Tape and Reel
72V811L10PF 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V811L10PF8 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
72V811L10PF9 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Quad Depth/Width Bi-Dir 512 x 9 x 2 64-Pin TQFP