- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294102 > 723631L15PF9 (INTEGRATED DEVICE TECHNOLOGY INC) 512 X 36 OTHER FIFO, 11 ns, PQFP120 PDF資料下載
參數(shù)資料
| 型號(hào)： | 723631L15PF9 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 512 X 36 OTHER FIFO, 11 ns, PQFP120 |
| 封裝： | TQFP-120 |
| 文件頁數(shù)： | 2/21頁 |
| 文件大?。?/td> | 219K |
| 代理商： | 723631L15PF9 |
10
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT723631/723641/723651 CMOS SyncFIFO
512 x 36, 1,024 x 36 and 2,048 x 36
when CLKA and CLKB operate asynchronously to one another. OR and
AE are synchronized to CLKB. IR and AF are synchronized to CLKA.
Table 4 shows the relationship of each flag to the number of words stored
in memory.
OUTPUT READY FLAG (OR)
The Output Ready flag of a FIFO is synchronized to the port Clock that
reads data from its array (CLKB). When the OR flag is HIGH, new data is
present in the FIFO output register. When the OR flag is LOW, the previ-
ous data word is present in the FIFO output register and attempted FIFO
reads are ignored.
A FIFO read pointer is incremented each time a new word is clocked to
its output register. The state machine that controls an OR flag monitors a
write-pointer and read-pointer comparator that indicates when the FIFO
SRAM status is empty, empty+1, or empty+2. From the time a word is
written to a FIFO, it can be shifted to the FIFO output register in a minimum
of three cycles of CLKB. Therefore, an OR flag is LOW if a word in
memory is the next data to be sent to the FIFO output register and three
CLKB cycles have not elapsed since the time the word was written. The
OR flag of the FIFO remains LOW until the third LOW-to-HIGH transition of
CLKB occurs, simultaneously forcing the OR flag HIGH and shifting the
word to the FIFO output register.
A LOW-to-HIGH transition on CLKB begins the first synchronization cycle
of a write if the clock transition occurs at time tSKEW1 or greater after the
write. Otherwise, the subsequent CLKB cycle may be the first synchroniza-
tion cycle (see Figure 7).
INPUT READY FLAG (IR)
The Input Ready flag of a FIFO is synchronized to the port Clock that
writes data to its array (CLKA). When the IR flag is HIGH, a memory
location is free in the SRAM to write new data. No memory locations are
free when the IR flag is LOW and attempted writes to the FIFO are ignored.
Each time a word is written to a FIFO, its write pointer is incremented.
The state machine that controls an IR flag monitors a write-pointer and
read pointer comparator that indicates when the FIFO SRAM status is full,
full-1, or full-2. From the time a word is read from a FIFO, its previous
memory location is ready to be written in a minimum of three cycles of
CLKA. Therefore, an IR flag is LOW if less than two cycles of CLKA have
elapsed since the next memory write location has been read. The second
LOW-to-HIGH transition on CLKA after the read sets the Input Ready flag
HIGH, and data can be written in the following cycle.
A LOW-to-HIGH transition on CLKA begins the first synchronization cycle
of a read if the clock transition occurs at time tSKEW1 or greater after the
read. Otherwise, the subsequent CLKA cycle may be the first synchroniza-
tion cycle (see Figure 8).
ALMOST-EMPTY FLAG (
AE)
The Almost-Empty flag of a FIFO is synchronized to the port Clock that
reads data from its array (CLKB). The state machine that controls an
AE
flag monitors a write-pointer and read-pointer comparator that indicates
when the FIFO SRAM status is almost-empty, almost-empty+1, or almost-
empty+2. The almost-empty state is defined by the contents of register X.
This register is loaded with a preset value during a FIFO reset, pro-
TABLE 3 — PORT-B ENABLE FUNCTION TABLE
CSB
W/RB
ENB
MBB
CLKB
B0-A35 Outputs
Port Functions
H
X
In High-Impedance State
None
L
X
In High-Impedance State
None
LL
H
L
↑
In High-Impedance State
None
LL
H
↑
In High-Impedance State
Mail2 Write
L
H
L
X
Active, FIFO Output Register
None
LH
H
L
↑
Active, FIFO Output Register
FIFO read
L
H
L
H
X
Active, Mail1 Register
None
LH
H
↑
Active, Mail1 Register
Mail1 Read (Set MBF1 HIGH)
TABLE 2 — PORT-A ENABLE FUNCTION TABLE
CSA
W/
RA
ENA
MBA
CLKA
A0-A35 Outputs
Port Functions
H
X
In High-Impedance State
None
L
H
L
X
In High-Impedance State
None
LH
H
L
↑
In High-Impedance State
FIFO Write
LH
H
↑
In High-Impedance State
Mail1 Write
L
X
Active, Mail2 Register
None
LL
H
L
↑
Active, Mail2 Register
None
L
H
X
Active, Mail2 Register
None
LL
H
↑
Active, Mail2 Register
Mail2 Read (Set MBF2 HIGH)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 72366-605 | 10 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER |
| 72366-610 | 20 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER |
| 72366-615 | 30 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER |
| 72366-620 | 40 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER |
| 72366-625 | 50 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 723631L15PFG | 制造商:Integrated Device Technology Inc 功能描述:FIFO - Bulk |
| 723631L15PFG8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO - Tape and Reel |
| 723631L15PQF | 功能描述:IC FIFO SYNC 512X36 132QFP 制造商:idt, integrated device technology inc 系列:7200 包裝:托盤 零件狀態(tài):過期 存儲(chǔ)容量:18K（512 x 36） 功能:同步 數(shù)據(jù)速率:66.7MHz 訪問時(shí)間:11ns 電壓 - 電源:4.5 V ~ 5.5 V 電流 - 電源（最大值）:400μA 總線方向:雙向 擴(kuò)充類型:深度，寬度 可編程標(biāo)志支持:是 中繼能力:是 FWFT 支持:是 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:132-BQFP 緩沖式 供應(yīng)商器件封裝:132-PQFP（24.13x24.13） 標(biāo)準(zhǔn)包裝:36 |
| 723631L20PF | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth Bi-Dir 512 x 36 120-Pin TQFP |
| 723631L20PF8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth Bi-Dir 512 x 36 120-Pin TQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。