參數(shù)資料
型號(hào)： 723631L15PF9
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi)： FIFO
英文描述： 512 X 36 OTHER FIFO, 11 ns, PQFP120
封裝： TQFP-120
文件頁(yè)數(shù)： 11/21頁(yè)
文件大?。?/td> 219K
代理商： 723631L15PF9
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT723631/723641/723651 CMOS SyncFIFO
512 x 36, 1,024 x 36 and 2,048 x 36
19
Figure 17. Block Diagram of 512 x 36, 1,024 x 36, 2,048 x 36 Synchronous FIFO Memory with
Programmable Flags used in Depth Expansion Configuration
NOTES:
1. Mailbox feature is not supported in depth expansion applications. (MBA + MBB tie to GND)
2. Transfer clock should be set either to the Write Port Clock (CLKA) or the Read Port Clock (CLKB), whichever is faster.
3. Retransmit feature is not supported in depth expansion applications.
4. The amount of time it takes for OR of the last FIFO in the chain to go HIGH (i.e. valid data to appear on the last FIFO’s outputs) after a word has been written to the first FIFO is the
sum of the delays for each individual FIFO: (N - 1)*(4*transfer clock) + 3*TRCLK, where N is the number of FIFOs in the expansion and TRCLK is the CLKB period.
5. The amount of time is takes for IR of the first FIFO in the chain to go HIGH after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:
(N - 1)*(3*transfer clock) + 2*TWCLK, where N is the number of FIFOs in the expansion and TWCLK is the CLKA period.
Figure 16. Timing for
Mail2 Register and MBF2 Flag
3023 drw19
CLKB
ENB
B0 - B35
MBB
CSB
W/RB
CLKA
MBF2
CSA
MBA
ENA
A0 - A35
W/
RA
W1
tENS2
tENH2
tDS
tDH
tPMF
tENS1
tENH1
tDIS
tEN
tPMR
W1 (Remains valid in Mail2 Register after read)
tENS2
tENH2
tENS2
tENH2
tENS2
tENH2
DATA IN (Dn)
READ CLOCK (CLKB)
READ ENABLE (ENB)
OUTPUT READY (OR)
CHIP SELECT (
CSB)
DATA OUT (Qn)
TRANSFER CLOCK
3023 drw20
IDT
723631
723641
723651
VCC
WRITE
READ
A0-A35
MBA
CHIP SELECT (
CSA)
WRITESELECT(W/
RA)
WRITE ENABLE (ENA)
ALMOST-FULL FLAG (
AF)
INPUT READY (IR)
WRITE CLOCK (CLKA)
CLKB
OR
ENB
CSB
B0-B35
W/RB
MBB
CLKA
ENA
IR
CSA
MBA
A0-A35
W/
RA
READSELECT(
W/RB)
ALMOST-EMPTY FLAG (
AE)
B0-B35
MBB
n
Qn
Dn
VCC
IDT
723631
723641
723651
相關(guān)PDF資料
PDF描述
72366-605 10 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER
72366-610 20 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER
72366-615 30 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER
72366-620 40 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER
72366-625 50 CONTACT(S), FEMALE, STRAIGHT SINGLE PART CARD EDGE CONN, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
723631L15PFG 制造商:Integrated Device Technology Inc 功能描述:FIFO - Bulk
723631L15PFG8 制造商:Integrated Device Technology Inc 功能描述:FIFO - Tape and Reel
723631L15PQF 功能描述:IC FIFO SYNC 512X36 132QFP 制造商:idt, integrated device technology inc 系列:7200 包裝:托盤(pán) 零件狀態(tài):過(guò)期 存儲(chǔ)容量:18K（512 x 36） 功能:同步 數(shù)據(jù)速率:66.7MHz 訪問(wèn)時(shí)間:11ns 電壓 - 電源:4.5 V ~ 5.5 V 電流 - 電源（最大值）:400μA 總線方向:雙向 擴(kuò)充類(lèi)型:深度，寬度 可編程標(biāo)志支持:是 中繼能力:是 FWFT 支持:是 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:132-BQFP 緩沖式 供應(yīng)商器件封裝:132-PQFP（24.13x24.13） 標(biāo)準(zhǔn)包裝:36
723631L20PF 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth Bi-Dir 512 x 36 120-Pin TQFP
723631L20PF8 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth Bi-Dir 512 x 36 120-Pin TQFP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*