參數(shù)資料
型號： 100-1221-3
廠商： Bluetechnix
文件頁數(shù)： 8/68頁
文件大?。?/td> 0K
描述： CORE MOD CM-BF537E 600MHZ CONN
標準包裝： 1
模塊/板類型： 核心模塊
其它名稱： 100-1221
100-1221-ND
Rev. J
|
Page 16 of 68
|
February 2014
(VCO) and the system clock. SCLK divider values are 1 through
15. Table 6 illustrates typical system clock ratios.
Note that the divisor ratio must be chosen to limit the system
clock frequency to its maximum of fSCLK. The SSEL value can be
changed dynamically without any PLL lock latencies by writing
the appropriate values to the PLL divisor register (PLL_DIV).
The core clock (CCLK) frequency can also be dynamically
changed by means of the CSEL1–0 bits of the PLL_DIV register.
Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in
Table 7. This programmable core clock capability is useful for
fast core frequency modifications.
The maximum CCLK frequency not only depends on the part’s
speed grade (see Ordering Guide on Page 67), it also depends on
the applied VDDINT voltage (see Table 10, Table 11, and Table 12
on Page 24 for details). The maximal system clock rate (SCLK)
depends on the chip package and the applied VDDEXT voltage (see
BOOTING MODES
The ADSP-BF534/ADSP-BF536/ADSP-BF537 processor has six
mechanisms (listed in Table 8) for automatically loading inter-
nal and external memory after a reset. A seventh mode is
provided to execute from external memory, bypassing the boot
sequence.
The BMODE pins of the reset configuration register, sampled
during power-on resets and software-initiated resets, imple-
ment the following modes:
Execute from 16-bit external memory – Execution starts
from address 0x2000 0000 with 16-bit packing. The boot
ROM is bypassed in this mode. All configuration settings
are set for the slowest device possible (3-cycle hold time;
15-cycle R/W access times; 4-cycle setup).
Boot from 8-bit and 16-bit external flash memory – The
8-bit or 16-bit flash boot routine located in Boot ROM
memory space is set up using asynchronous memory
bank 0. All configuration settings are set for the slowest
device possible (3-cycle hold time; 15-cycle R/W access
times; 4-cycle setup). The Boot ROM evaluates the first
byte of the boot stream at address 0x2000 0000. If it is 0x40,
8-bit boot is performed. A 0x60 byte assumes a 16-bit
memory device and performs 8-bit DMA. A 0x20 byte also
assumes 16-bit memory but performs 16-bit DMA.
Boot from serial SPI memory (EEPROM or flash) – 8-, 16-,
or 24-bit addressable devices are supported as well as
AT45DB041, AT45DB081, AT45DB161, AT45DB321,
AT45DB642, and AT45DB1282 DataFlash
devices from
Atmel. The SPI uses the PF10/SPI SSEL1 output pin to
select a single SPI EEPROM/flash device, submits a read
command and successive address bytes (0x00) until a valid
8-, 16-, or 24-bit, or Atmel addressable device is detected,
and begins clocking data into the processor.
Boot from SPI host device – The Blackfin processor oper-
ates in SPI slave mode and is configured to receive the bytes
of the .LDR file from an SPI host (master) agent. To hold
off the host device from transmitting while the boot ROM
is busy, the Blackfin processor asserts a GPIO pin, called
host wait (HWAIT), to signal the host device not to send
any more bytes until the flag is deasserted. The flag is cho-
sen by the user and this information is transferred to the
Blackfin processor via bits 10:5 of the FLAG header.
Boot from UART – Using an autobaud handshake
sequence, a boot-stream-formatted program is downloaded
by the host. The host agent selects a baud rate within the
UART’s clocking capabilities. When performing the auto-
baud, the UART expects an “@” (boot stream) character
(8 bits data, 1 start bit, 1 stop bit, no parity bit) on the RXD
pin to determine the bit rate. It then replies with an
acknowledgement that is composed of 4 bytes: 0xBF, the
value of UART_DLL, the value of UART_DLH, and 0x00.
The host can then download the boot stream. When the
processor needs to hold off the host, it deasserts CTS.
Therefore, the host must monitor this signal.
Table 6. Example System Clock Ratios
Signal Name
SSEL3–0
Divider Ratio
VCO:SCLK
Example Frequency Ratios
(MHz)
VCO
SCLK
0001
1:1
100
0110
6:1
300
50
1010
10:1
500
50
Table 7. Core Clock Ratios
Signal Name
CSEL1–0
Divider Ratio
VCO:CCLK
Example Frequency Ratios
(MHz)
VCO
CCLK
00
1:1
300
01
2:1
300
150
10
4:1
500
125
11
8:1
200
25
Table 8. Booting Modes
BMODE2– 0
Description
000
Execute from 16-bit external memory (bypass
boot ROM)
001
Boot from 8-bit or 16-bit memory
(EPROM/flash)
010
Reserved
011
Boot from serial SPI memory (EEPROM/flash)
100
Boot from SPI host (slave mode)
101
Boot from serial TWI memory (EEPROM/flash)
110
Boot from TWI host (slave mode)
111
Boot from UART host (slave mode)
Table 8. Booting Modes (Continued)
BMODE2–0
Description
相關(guān)PDF資料
PDF描述
100-1225-1 CORE MOD TCM-BF537 500MHZ CONN
100-1254-2 MODULE BF527-C-C-Q50S64F8
101-0303 SMARTSCREEN OP7100 DISPLAY
101-0383 MODULE RABBITCORE RCM2020
101-0435 MODULE RABBITCORE RCM2110
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1001224 功能描述:防靜電控制產(chǎn)品 12X24 PKG/100 RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Air Ionizers 類型:Mini 顏色: 大小:4.5 in x 3.3 in x 2 in
1001225 功能描述:防靜電控制產(chǎn)品 12X25 PKG/100 RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Air Ionizers 類型:Mini 顏色: 大小:4.5 in x 3.3 in x 2 in
100-1225-1 功能描述:CORE MOD TCM-BF537 500MHZ CONN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器或微處理器模塊 系列:- 產(chǎn)品目錄繪圖:DLP-245SY-G 標準包裝:1 系列:USB 模塊/板類型:開發(fā)板 適用于相關(guān)產(chǎn)品:USB 其它名稱:813-1006
10-01-2259 功能描述:集管和線殼 KK 100 Housing Crimp Crimp Std 25 Ckt RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
100122A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Nine Bit Buffer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*