參數(shù)資料
型號： 100-1221-3
廠商： Bluetechnix
文件頁數(shù)： 17/68頁
文件大?。?/td> 0K
描述： CORE MOD CM-BF537E 600MHZ CONN
標(biāo)準(zhǔn)包裝： 1
模塊/板類型： 核心模塊
其它名稱： 100-1221
100-1221-ND
Rev. J
|
Page 24 of 68
|
February 2014
Table 10 through Table 12 describe the voltage/frequency
requirements for the ADSP-BF534/ADSP-BF536/ADSP-BF537
processor clocks. Take care in selecting MSEL, SSEL, and CSEL
ratios so as not to exceed the maximum core clock and system
clock. Table 13 describes phase-locked loop operating
conditions.
Table 10. Core Clock Requirements—500 MHz, 533 MHz, and 600 MHz Speed Grades1
Parameter
Internal Regulator Setting
Max
Unit
fCCLK
Core Clock Frequency (VDDINT =1.30 V Minimum)
2
1.30 V
600
MHz
fCCLK
Core Clock Frequency (VDDINT = 1.20 V Minimum)
3
1.25 V
533
MHz
fCCLK
Core Clock Frequency (VDDINT =1.14 V Minimum)
1.20 V
500
MHz
fCCLK
Core Clock Frequency (VDDINT =1.045 V Minimum)
1.10 V
444
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.95 V Minimum)
1.00 V
400
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.85 V Minimum)
0.90 V
333
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.8 V Minimum)
0.85 V
250
MHz
2 Applies to 600 MHz models only. See Ordering Guide on Page 67.
3 Applies to 533 MHz and 600 MHz models only. See Ordering Guide on Page 67.
Table 11. Core Clock Requirements—400 MHz Speed Grade1
120°C
T
J 105°C
All2 Other TJ
Unit
Parameter
Internal Regulator Setting
Max
fCCLK
Core Clock Frequency (VDDINT =1.14 V Minimum) 1.20 V
400
MHz
fCCLK
Core Clock Frequency (VDDINT =1.045 V Minimum) 1.10 V
333
363
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.95 V Minimum) 1.00 V
295
333
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.85 V Minimum) 0.90 V
280
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.8 V Minimum) 0.85 V
250
MHz
Table 12. Core Clock Requirements—300 MHz Speed Grade1
Parameter
Internal Regulator Setting
Max
Unit
fCCLK
Core Clock Frequency (VDDINT =1.14 V Minimum)
1.20 V
300
MHz
fCCLK
Core Clock Frequency (VDDINT =1.045 V Minimum)
1.10 V
255
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.95 V Minimum)
1.00 V
210
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.85 V Minimum)
0.90 V
180
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.8 V Minimum)
0.85 V
160
MHz
Table 13. Phase-Locked Loop Operating Conditions
Parameter
Min
Max
Unit
fVCO
Voltage Controlled Oscillator (VCO) Frequency
50
Max fCCLK
MHz
Table 14. System Clock Requirements
Parameter
Condition
Max
Unit
fSCLK
1
VDDEXT 3.3 V or 2.5 V, VDDINT 1.14 V
133
2
MHz
fSCLK
VDDEXT 3.3 V or 2.5 V, VDDINT 1.14 V
100
MHz
1 fSCLK must be less than or equal to fCCLK and is subject to additional restrictions for SDRAM interface operation. See Table 27 on Page 34.
2 Rounded number. Actual test specification is SCLK period of 7.5 ns. See Table 27 on Page 34.
相關(guān)PDF資料
PDF描述
100-1225-1 CORE MOD TCM-BF537 500MHZ CONN
100-1254-2 MODULE BF527-C-C-Q50S64F8
101-0303 SMARTSCREEN OP7100 DISPLAY
101-0383 MODULE RABBITCORE RCM2020
101-0435 MODULE RABBITCORE RCM2110
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
1001224 功能描述:防靜電控制產(chǎn)品 12X24 PKG/100 RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Air Ionizers 類型:Mini 顏色: 大小:4.5 in x 3.3 in x 2 in
1001225 功能描述:防靜電控制產(chǎn)品 12X25 PKG/100 RoHS:否 制造商:3M Electronic Specialty 產(chǎn)品:Air Ionizers 類型:Mini 顏色: 大小:4.5 in x 3.3 in x 2 in
100-1225-1 功能描述:CORE MOD TCM-BF537 500MHZ CONN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器或微處理器模塊 系列:- 產(chǎn)品目錄繪圖:DLP-245SY-G 標(biāo)準(zhǔn)包裝:1 系列:USB 模塊/板類型:開發(fā)板 適用于相關(guān)產(chǎn)品:USB 其它名稱:813-1006
10-01-2259 功能描述:集管和線殼 KK 100 Housing Crimp Crimp Std 25 Ckt RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
100122A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Nine Bit Buffer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*