![](http://datasheet.mmic.net.cn/380000/-PD789830_datasheet_16744982/-PD789830_14.png)
14
LIST OF FIGURES (1/4)
Figure No.
Title
Page
2-1.
Pin Input/Output Circuits ....................................................................................................................44
3-1.
3-2.
3-3.
3-4.
3-5.
3-6.
3-7.
3-8.
3-9.
3-10.
Memory Map (
μ
PD789830).................................................................................................................47
Memory Map (
μ
PD78F9831) ..............................................................................................................48
Data Memory Addressing Modes (
μ
PD789830).................................................................................51
Data Memory Addressing Modes (
μ
PD78F9831)...............................................................................52
Program Counter Configuration..........................................................................................................53
Program Status Word Configuration...................................................................................................53
Stack Pointer Configuration................................................................................................................55
Data to be Saved to Stack Memory....................................................................................................55
Data to be Restored from Stack Memory............................................................................................55
General-Purpose Register Configuration............................................................................................56
4-1.
4-2.
4-3.
4-4.
4-5.
4-6.
4-7.
4-8.
4-9.
4-10.
4-11.
4-12.
4-13.
4-14.
4-15.
Port Types (
μ
PD789830)....................................................................................................................69
Port Types (
μ
PD78F9831)..................................................................................................................70
Block Diagram of P00 to P07..............................................................................................................73
Block Diagram of P10 and P11 (
μ
PD789830) ....................................................................................74
Block Diagram of P10 to P17 (
μ
PD78F9831).....................................................................................75
Block Diagram of P20, P21, and P26 .................................................................................................76
Block Diagram of P22.........................................................................................................................77
Block Diagram of P23 and P25...........................................................................................................77
Block Diagram of P24.........................................................................................................................78
Block Diagram of P30 to P34..............................................................................................................79
Block Diagram of P40 and P41 (
μ
PD78F9831)..................................................................................80
Block Diagram of P50 to P57..............................................................................................................81
Format of Port Mode Register (
μ
PD789830)......................................................................................83
Format of Port Mode Register (
μ
PD78F9831)....................................................................................83
Format of Pull-Up Resistor Option Register 0 ....................................................................................84
5-1.
5-2.
5-3.
5-4.
5-5.
5-6.
5-7.
5-8.
Block Diagram of Clock Generation Circuit ........................................................................................88
Format of Processor Clock Control Register ......................................................................................89
Format of Suboscillation Mode Register.............................................................................................90
Format of Subclock Control Register..................................................................................................91
External Circuit of Main System Clock Oscillator................................................................................92
External Circuit of Subsystem Clock Oscillator...................................................................................93
Unacceptable Resonator Connections ..............................................................................................94
Switching between System Clock and CPU Clock .............................................................................98