![](http://datasheet.mmic.net.cn/380000/-PD78F9197Y_datasheet_16745015/-PD78F9197Y_108.png)
Preliminary Product Information
108
μ
PD78F9197Y
Table 9-1. Operation Statuses in HALT Mode
Item
HALT mode operation status while the main
system clock is running
HALT mode operation status while the
subsystem clock is running
While the subsystem
clock is running
While the subsystem
clock is not running
While the main
system clock is
running
While the main
system clock is not
running
Clock generator
Can operate with the main system clock.
Does not run.
CPU
Operation disabled
Port (output latch)
Remains in the state existing before the selection of HALT mode.
16-bit timer counter
(TM90)
Operation enabled
Operation enabled
Note 1
Operation enabled
Operation enabled
Note 2
8-bit timer/event counter
(TM80)
Operation enabled
Operation enabled
Note 3
8-bit timer/event counter
(TM81)
Operation enabled
Operation enabled
Note 4
8-bit timer counter
(TM82)
Operation enabled
Operation enabled
Note 1
Operation enabled
Operation enabled
Note 2
Clock timer
Operation enabled
Operation enabled
Note 1
Operation enabled
Operation enabled
Note 2
Watchdog timer
Operation enabled
Operation disabled
Serial interface
Operation enabled
Operation enabled
Note 5
SMB
Operation enabled
Operation enabled
Note 6
A/D converter
Operation disabled
Multiplier
Operation disabled
EEPROM
Operation enabled
Operation enabled
Notes 1, 7
Operation enabled
Operation enabled
Notes 2, 7
Low-voltage indicator
Operation enabled
Note 8
External interrupt
Operation enabled
Note 8
Notes 1.
Operation is enabled while the main system clock is selected.
2.
Operation is enabled while the subsystem clock is selected.
3.
Operation is enabled only when TI80 is selected as the count clock.
4.
Operation is enabled only when TI81 is selected as the count clock.
5.
Operation is enabled in both three-wire serial I/O and UART modes while an external clock is being
used.
6.
While in slave mode, an interrupt can be generated when an address match is found.
7.
Operation is enabled when TM80 output is selected (only when TI80 is selected for TM80) as the
count clock.
8.
Maskable interrupt that is not masked