參數(shù)資料
型號： μPD70F3003
廠商： NEC Corp.
英文描述： 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器)
中文描述： 16/32位單片機微控制器（16/32位單片微控制器）
文件頁數(shù)： 123/141頁
文件大?。?/td> 374K
代理商： ΜPD70F3003
111
CHAPTER 8 PIPELINE
8.3.2 Referencing execution result of load instruction
For load instructions (LD, SLD), data read in the MEM stage is saved during the WB stage. Therefore, if the contents
of the same register are used by the instruction immediately after the load instruction, it is necessary to delay the
use of the register by this later instruction until the load instruction has ended using that register. This is called a hazard.
The V850 family has an interlock function that causes the CPU to automatically handle this hazard by delaying the
ID stage of the next instruction.
The V850 family also has a short path that allows the data read during the MEM stage to be used in the ID stage
of the next instruction. This short path allows data to be read with the load instruction during the MEM stage and the
use of this data in the ID stage of the next instruction with the same timing.
As a result of the above, when using the execution result in the instruction following immediately after, the number
of execution clocks of the load instruction is 2.
Figure 8-4. Example of Execution Result of Load Instruction
IL :
– :
Idle inserted for data wait by interlock function
Idle inserted for wait
Short path
:
As described above, when an instruction placed immediately after a load instruction uses its execution result, a
data wait time occurs due to the interlock function, and the execution speed is lowered. This drop in execution speed
can be avoided by placing instructions that use the execution result of a load instruction at least 2 instructions after
the load instruction.
8.3.3 Referencing execution result of multiply instruction
For multiply instructions (MULH, MULHI), the operation result is saved to the register in the WB stage. Therefore,
if the contents of the same register are used by the instruction immediately after the multiply instruction, it is necessary
to delay the use of the register by this later instruction until the multiply instruction has ended using that register
(occurrence of hazard).
The V850 family’s interlock function delays the ID stage of the instruction following immediately after. A short path
is also provided that allows the EX2 stage of the multiply instruction and the multiply instruction’s operation result
to be used in the ID stage of the instruction following immediately after with the same timing.
Figure 8-5. Example of Execution Result of Multiply Instruction
IL :
– :
Idle inserted for data wait by interlock function
Idle inserted for wait
Short path
:
IF
ID
IF
EX
IL
IF
MEM
ID
–
WB
EX
ID
IF
MEM
EX
ID
Load instruction 1
(LD [R4], R6)
Instruction 2 (ADD 2, R6)
Instruction 3
Instruction 4
WB
MEM
EX
MEM
WB
WB
1
2
3
4
5
6
7
8
9
IF
ID
IF
EX1
IL
IF
EX2
ID
–
WB
EX
ID
IF
MEM
EX
ID
Instruction 2 (ADD 2, R6)
Instruction 3
Instruction 4
WB
MEM
EX
MEM
WB
WB
1
2
3
4
5
6
Multiply instruction 1
(MULH 3, R6)
7
8
9
相關(guān)PDF資料
PDF描述
μPD703008 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器)
μPD703008Y 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器)
μPD70F3008 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器)
μPD70F3008Y 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器)
μPD70F3015GC-17-8ED 32 Bit RISC Microcontrollers(32位RISC微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD70F3559 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F3560 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F3561 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F3564 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller
PD70F40 制造商:SANREX 制造商全稱:SanRex Corporation 功能描述:THRISTOR MODULE
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*