- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382784 > μPD70F3003 (NEC Corp.) 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器) PDF資料下載
參數(shù)資料
| 型號： | μPD70F3003 |
| 廠商： | NEC Corp. |
| 英文描述： | 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器) |
| 中文描述： | 16/32位單片機(jī)微控制器（16/32位單片微控制器） |
| 文件頁數(shù)： | 122/141頁 |
| 文件大小： | 374K |
| 代理商： | ΜPD70F3003 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁當(dāng)前第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁
CHAPTER 8 PIPELINE
110
8.3 Pipeline Disorder
The pipeline consists of 5 stages from IF (Instruction Fetch) to WB (Write Back). Each stage basically requires
1 clock for processing, but the pipeline may become disordered, causing the number of execution clocks to increase.
This section describes the main causes of pipeline disorder.
8.3.1 Alignment hazard
If the branch destination instruction address is not word aligned (A1=1, A0=0) and is 4 bytes in length, it is necessary
to repeat IF twice in order to align instructions in word units. This is called align hazard.
For example, let us suppose that instructions a to e are placed from address X0H, and that instruction b consists
of 4 bytes, and the other instructions each consist of 2 bytes. In this case, instruction b is placed at X2H (A1=1, A0=0),
and is not word aligned (A1=0, A0=0). Therefore, when this instruction b becomes the branch destination instruction,
an align hazard occurs. When an align hazard occurs, the number of execution clocks of the branch instruction
becomes 4.
Figure 8-3. Align Hazard Example
(a) Memory map
(b) Pipeline
IF x :
–
IF1 :
Instruction fetch that is not executed
Idle inserted for wait
First instruction fetch that occurs during align hazard. It is a 2-byte
fetch that fetches the 2 bytes on the lower address of instruction
b.
Second instruction fetch that occurs during align hazard. It is
normally a 4-byte fetch that fetches the 2 bytes on the upper
address of instruction b in addition to instruction c (2-byte length).
:
IF2 :
Align hazard can be prevented through the following handling in order to obtain faster instruction execution.
Use 2-byte branch destination instruction.
Use 4-byte instructions placed at word boundaries (A1=0, A0=0) for branch destination instructions.
Instruc-
tion d
Instruc-
tion e
Instruc-
tion b
Instruc-
tion c
Instruc-
tion a
Instruc-
tion b
X8H
X4H
X0H
32 bits
Address of branch destination
instruction (instruction b)
IF
ID
IF
×
EX
–
IF
×
MEM
WB
Branch instruction
Next instruction
Next to next instruction
Branch destination instruction (instruction b)
Branch destination’s next instruction (instruction c)
1
2
3
4
5
6
7
8
IF1
IF2
ID
IF
EX
ID
MEM
EX
WB
MEM
WB
9
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| μPD703008 | 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器) |
| μPD703008Y | 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器) |
| μPD70F3008 | 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器) |
| μPD70F3008Y | 16/32 Bit RISC Microcontrollers(16/32位RISC微控制器) |
| μPD70F3015GC-17-8ED | 32 Bit RISC Microcontrollers(32位RISC微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PD70F3559 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller |
| PD70F3560 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller |
| PD70F3561 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller |
| PD70F3564 | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:32-bit Single-Chip Microcontroller |
| PD70F40 | 制造商:SANREX 制造商全稱:SanRex Corporation 功能描述:THRISTOR MODULE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。