
μ
PD30102
83
Preliminary Data Sheet
(4) EDO type DRAM parameter (1/3)
The target DRAM is the
μ
PD42S16165L-A60,
μ
PD42S18165L-A60,
μ
PD42S64165G5-A50, or
μ
PD42S64165G5-
A60.
Parameter
Symbol
Condition
MIN.
MAX.
Unit
MRAS (0:3)# pulse width
t
RASP
65
ns
MRAS (0:3)# hold time (from UCAS#/LCAS# precharge)
t
RHCP
40
ns
MRAS (0:3)# precharge time
t
RP
41
ns
UCAS#/LCAS# hold time (from UCAS#/LCAS#)
t
CHS
45
ns
UCAS#/LCAS# pulse width
t
HCAS
10
ns
UCAS#/LCAS# precharge time
t
CP
10
ns
Read/write cycle time
t
HPC
25
ns
MRAS (0:3)# hold time (from UCAS#/LCAS#)
t
RSH
20
ns
Row address setup time (to MRAS (0:3)#)
t
ASR
0
ns
UCAS#/LCAS#
delay time from MRAS (0:3)#
Column address delay time from MRAS (0:3)#
Column address setup time (to UCAS#/LCAS#)
t
RCD
19
ns
t
RAD
17
ns
t
ASC
0
ns
Column address reference time (to MRAS (0:3)#)
t
RAL
35
ns
Row address hold time (from MRAS (0:3)#)
t
RAH
15
ns
Column address hold time 1 (from UCAS#/LCAS#
)
Column address hold time 2 (from UCAS#/LCAS#
)
Column address hold time 3 (from UCAS#/LCAS#
)
MRAS (0:3)#
access time from UCAS#/LCAS# precharge
RD# access time
t
CAH1
10
ns
t
CAH2
10
ns
t
CAH3
10
ns
t
ACP
40
ns
t
OEA
20
ns
Data input setup time 1 (to UCAS#/LCAS#
)
Data input hold time 1 (from MRAS (0:3)#)
t
DS1
0
ns
t
DH1
6
ns
Data input setup time 2 (to UCAS#/LCAS#
)
Data input hold time 2 (from MRAS (0:3)#)
t
DS2
0
ns
t
DH2
6
ns
UCAS#/LCAS#
access time from MRAS (0:3)#
UCAS#/LCAS#
access time from column address
UCAS#/LCAS#
access time from UCAS#/LCAS#
WR# setup time
t
RAC
65
ns
t
AA
31
ns
t
CAC
20
ns
t
WCS
0
ns
WR# hold time (from UCAS#/LCAS#
)
Data delay 1
t
WCH
10
ns
t
D1
0
ns
Data delay 2
t
D2
10
ns
Caution These ratings are applied only when a device operates within the recommended operating
condition range and the operating ambient temperature is kept constant.
If the power supply voltage or operating ambient temperature changes during DRAM access,
the above ratings are not applied.