- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382773 > ZPSD612(V)E1 Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) PDF資料下載
參數(shù)資料
| 型號： | ZPSD612(V)E1 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設備和嵌入式微-細胞（可編程邏輯，零功耗，4K的位的SRAM，26余個可編程輸入/輸出，通用PLD的有63個輸入） |
| 文件頁數(shù)： | 54/98頁 |
| 文件大?。?/td> | 484K |
| 代理商： | ZPSD612(V)E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
ZPSD6XX(V) Family
12-54
The ZPSD6XX(V) has internal EPROM and SRAM memory blocks. The memory select
signals come from the DPLD and are user-defined in the PSDsoft Software.
EPROM
The ZPSD6XX(V) provides three EPROM densities: 256K bit, 512K bit or 1M bit. The
EPROM is divided into eight blocks. The EPROM can be configured as 32K x 8, 64K x 8
or 128K x 8 for eight-bit data busses and 16K x 16, 32K x 16 or 64K x 16 for sixteen-bit
data buses.
Each block has its own EPROM select. Blocks zero to six have one select (ES0-ES6) and
block 7 has two selects, ES7A and ES7B, either of which enables Block 7. The dual selects
allow Block 7 to reside in two separate memory spaces.
A typical application would be to store an MCU reset vector residing in the memory space
and accessed by ES7B. The rest of the Block 7 memory space would be accessed by
ES7A. The same technique can also be used to store the configuration bytes of the Intel
80251 microcontroller which reside at the high end of the memory space.
SRAM
The SRAM has 4K bits of memory that can be configured as 512 x 8 or 256 x 16. The
SRAM is enabled from the RS0 output of the DPLD. The SRAM has a battery back-up
mode which is automatically invoked when the supply voltage drops under the standby
voltage. SRAM write protection is provided in back-up mode.
Memory Select Map
The EPROM and SRAM select are outputs from the DPLD whose equations are defined
using PSDabel. The following rules apply to the memory space definitions:
1. EPROM block select space should not be larger than the physical block size
2. EPROM block select space must not overlap
3. SRAM, I/O and Peripheral I/O spaces cannot overlap
4. SRAM, I/O and Peripheral I/O spaces can overlap EPROM with priority given to the
SRAM or I/O. This allows the SRAM or I/O to utilize the space that is not used by the
EPROM.
Memory Blocks
相關PDF資料 |
PDF描述 |
|---|---|
| ZPSD613(V)E1 | Field Programmable Microcontroller Peripherals with Embedded Micro--Cell(可編程邏輯，零功耗，4K位SRAM,26個可編程I/O,通用PLD有63個輸入) |
| ZPSD813F1V | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲器，256K位EEPROM，16K位SRAM) |
| ZR33771GC-40 | Cell Rectifier Diodes |
| ZR33771GM-20 | Cell Rectifier Diodes |
| ZR33771GM-30 | Cell Rectifier Diodes |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD613E1-15J | 制造商:WSI 功能描述: |
| ZPSD613E1-15L | 制造商:WSI 功能描述: |
| ZPSD613E1-70J | 制造商:WSI 功能描述: |
| ZPSD613E1-70L | 制造商:WSI 功能描述: |
| ZPSD613E1V-20L | 制造商:WSI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。