ZPSD5XX Famly
7-4
The ZPSD5XX series of Field Programmable Microcontroller Peripherals represent a major
advance in the evolution of Programmable Peripherals. They combine an innovative
architecture with state of the art technology to provide user programmability (logic,
functions, memory), flexibility, high integration, optimum performance, low power . For
example, the PSD513B1 can implement a full peripheral subsystem and has the following
features:
J
Three ZPLDs with a total of 61 inputs, 140 product terms outputs, 30 macrocells and
24 I/O pins.
J
40 individually programmable I/O pins that are divided into 5 Ports.
J
Four 16-bit Peripheral PLD (PPLD)-controlled Counter/Timers that can perform pulse,
waveform, time capture, event counting and watch dog functions.
J
Eight input priority encoded Interrupt Controller. Four interrupts are generated by the
Counter/Timer unit and the other four can be user defined through the PPLD.
J
4-Bit Page Register
J
1 Mbit Reprogrammable EPROM consists of four 256 Kbit blocks.
J
16 Kbit of standby SRAM that can automatically switch into standby mode.
J
Power management unit with automatic standby and sleep modes.
J
Security mode.
Figure 2 is a top level block diagram of the ZPSD5XX. Refer to Table 1 and other sections
for details on functionality, DC/AC specification, packages and ordering information.
At the core of the ZPSD5XX are dedicated ZPLDs based on the functions they perform:
J
Decoding ZPLD (DPLD)
J
General Purpose ZPLD (GPLD)
J
Peripheral ZPLD (PPLD)
All ZPLDs receive the same inputs through the ZPLD bus and are differentiated by their
output destinations. The Decoder PLD (DPLD ) has as its main function to perform address
space decoding for the internal I/O Ports, Peripherals, four blocks of EPROM, standby
SRAM and peripheral mode of Port A. The address decoding can be based on any address
input, control signal (RD, PSEN, etc.) and page logic. Address inputs originate from either
the microcontroller interface (ADIO Port) or other I/O Ports for additional decoding. The
DPLD also supports special requirements of 8031 architecture based designs that need to
store data in the EPROM or execute programs from the SRAM.
The general purpose PLD (GPLD) is a general purpose ZPLD that can be used to
implement state machines and logic . The GPLD has up to 61 inputs, 118 product terms,
24 flexible macrocells and 24 I/O pins that are connected to Ports A, B and E. The GPLD
can also decode the microcontroller address bus and generate chip selects to external
peripherals or memories.
General
Description