- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372950 > XRT73LC00 (Exar Corporation) E3/DS3/STS-1 LINE INTERFACE UNIT PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT73LC00 |
| 廠商： | Exar Corporation |
| 英文描述： | E3/DS3/STS-1 LINE INTERFACE UNIT |
| 中文描述： | E3/DS3/STS-1線路接口單元 |
| 文件頁(yè)數(shù)： | 42/53頁(yè) |
| 文件大?。?/td> | 604K |
| 代理商： | XRT73LC00 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
XRT73L00
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.2.0
á
39
4.0
The XRT73L00 supports equipment diagnostic activi-
ties by supporting the following Loop-Back modes in
the chip:
Analog Local Loop-Back
Digital Local Loop-Back
Remote Loop-Back.
4.1
T
HE
A
NALOG
L
OCAL
L
OOP
-B
ACK
M
ODE
When the XRT73L00 is configured to operate in the
Analog Local Loop-Back Mode, the XRT73L00 ig-
nores any signals that are input to the RTIP and
RRING input pins. The Transmitting Terminal Equip-
ment transmits clock and data into the XRT73L00 via
the TPDATA, TNDATA and TCLK input pins. This data
is processed through the Transmit Clock Duty Cycle
DIAGNOSTIC FEATURES OF THE XRT73L00
Adjust PLL and the HDB3/B3ZS Encoder. Finally,
this data outputs to the line via the TTIP and TRING
output pins and is looped back into the AGC/Receive
Equalizer Block. Consequently, this data is also pro-
cessed through the Receive Section of the
XRT73L00. After this post-loop-back data has been
processed through the Receive Section it outputs to
the Near-End Receiving Terminal Equipment via the
RPOS, RNEG, RCLK1 and RCLK2 output pins.
Figure 28 illustrates the path that the data takes when
the chip is configured to operate in the Analog Local
Loop-Back Mode.
The XRT73L00 can be configured to operate in the
Analog Local Loop-Back Mode by employing either
one of the following two steps:
F
IGURE
27. T
HE
B
EHAVIOR
OF
THE
RPOS
AND
RCLK1 O
UTPUT
S
IGNALS
W
HILE
THE
XRT73L00
IS
T
RANSMITTING
S
INGLE
-R
AIL
D
ATA
TO
THE
R
ECEIVING
T
ERMINAL
E
QUIPMENT
RCLK1
RPOS
F
IGURE
28. T
HE
A
NALOG
L
OCAL
L
OOP
-B
ACK
IN
THE
XRT73L00
AGC/
Equalizer
Peak
Detector
LOS Detector
Slicer
Clock
Recovery
Data
Recovery
Invert
Loop MUX
HDB3/
B3ZS
Decoder
LOSTHR
SDI
SDO/LCV
SCLK
CS
REGRESET
RTIP
RRING
REQDIS
RCLK1
RCLK2
RPOS
RNEG
DR/SR
RLOS
LLB
RLB
ENDECDIS
TAOS
TPDATA
TNDATA
TCLK
RLOL EXCLK
Device
Monitor
MTIP
MRING
Transmit
Logic
Duty Cycle Adjust
TXLEV
TXOFF
DMO
TTIP
TRING
Pulse
Shaping
HDB3/
B3ZS
Encoder
Serial
Processor
Interface
Analog Local
Loop-Back Path
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT73LC00IV | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L00 | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L00A | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L00AIV | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT75L03DIV | Telecomm/Datacomm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT73LC00A | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC00A_08 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC00AES | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00AIV | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT73LC00AIV-F | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 1-Ch DS3, E3, SONET RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。