參數(shù)資料
型號： XRT73L03IV
廠商： EXAR CORP
元件分類： 數(shù)字傳輸電路
英文描述： 3 CHANNEL E3/DS3/STS-1 LINE INTERFCE UNIT
中文描述： DATACOM, PCM TRANSCEIVER, PQFP120
封裝： 14 X 20 MM, HEAT SINK, TQFP-120
文件頁數(shù)： 4/53頁
文件大?。?/td> 604K
代理商： XRT73L03IV
XRT73L00
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.2.0
á
II
2.4.3 Design Guideline for Setting the Transmit Line Build-Out Circuit ..................................... 26
C
OMMAND
R
EGISTER
CR1 (A
DDRESS
= 0
X
01) ............................................................................................ 26
2.4.4 The Transmit Line Build-Out Circuit and E3 Applications .................................................. 26
2.5 I
NTERFACING
THE
T
RANSMIT
S
ECTION
OF
THE
XRT73L00
TO
THE
L
INE
................................................ 26
Figure 15. Recommended Schematic for Interfacing the Transmit Section of the XRT73L00 to the Line ...... 26
T
RANSFORMER
R
ECOMMENDATIONS
............................................................................................... 27
3.0 The Receive Section ................................................................................................. 27
3.1 I
NTERFACING
THE
R
ECEIVE
S
ECTION
OF
THE
XRT73L00
TO
THE
L
INE
................................................... 28
Figure 16. Recommended Schematic for Interfacing the Receive Section of the XRT73L00 to the Line (Trans-
former-Coupling) ........................................................................................................................... 28
Figure 17. Recommended Schematic for Interfacing the Receive Section of the XRT73L00 to the Line (Capac-
itive-Coupling) ............................................................................................................................... 28
3.2 T
HE
R
ECEIVE
E
QUALIZER
B
LOCK
......................................................................................................... 28
3.2.1 Guidelines for Setting the Receive Equalizer ....................................................................... 29
Figure 18. The Typical Application for the System Installer ........................................................................... 30
3.3 P
EAK
D
ETECTOR
AND
S
LICER
............................................................................................................... 31
3.4 C
LOCK
R
ECOVERY
PLL ....................................................................................................................... 31
C
OMMAND
R
EGISTER
CR2 (A
DDRESS
= 0
X
02) ............................................................................................ 31
3.5 T
HE
HDB3/B3ZS D
ECODER
................................................................................................................ 31
3.5.1 B3ZS Decoding DS3/STS-1 Applications .............................................................................. 31
Figure 19. An Example of B3ZS Decoding ..................................................................................................... 32
3.5.2 HDB3 Decoding E3 Applications ........................................................................................... 32
Figure 20. An Example of HDB3 Decoding ..................................................................................................... 32
3.5.3 Enabling/Disabling the HDB3/B3ZS Decoder ....................................................................... 32
3.6 LOS D
ECLARATION
/C
LEARANCE
.......................................................................................................... 33
C
OMMAND
R
EGISTER
CR2 (A
DDRESS
= 0
X
02) ............................................................................................ 33
3.6.1 The LOS Declaration/Clearance Criteria for E3 Applications ............................................. 33
Figure 21. The Signal Levels that the XRT73L00 Declares and Clears LOS (E3 Mode Only) ....................... 33
Figure 22. The Behavior the LOS Output Indicator In Response to the Loss of Signal and the Restoration of
Signal ............................................................................................................................................ 34
3.6.2 The LOS Declaration/Clearance Criteria for DS3 and STS-1 Applications ........................ 34
T
ABLE
4: T
HE
ALOS D
ECLARATION
AND
C
LEARANCE
T
HRESHOLDS
FOR
A
G
IVEN
S
ETTING
OF
LOSTHR (DS3
AND
STS-1 A
PPLICATIONS
)
FOR
E
QUALIZER
E
NABLED
OR
D
ISABLED
........................................................... 35
C
OMMAND
R
EGISTER
CR0 (A
DDRESS
= 0
X
00) ............................................................................................ 35
C
OMMAND
R
EGISTER
CR2 (A
DDRESS
= 0
X
02) ............................................................................................ 35
3.6.3 Muting the Recovered Data while the LOS is being Declared ............................................ 36
C
OMMAND
R
EGISTER
CR0 (A
DDRESS
= 0
X
00) ............................................................................................ 36
C
OMMAND
R
EGISTER
CR2 (A
DDRESS
= 0
X
02) ............................................................................................ 36
3.7 R
OUTING
THE
R
ECOVERED
T
IMING
AND
D
ATA
I
NFORMATION
TO
THE
R
ECEIVING
T
ERMINAL
E
QUIPMENT
.. 36
C
OMMAND
R
EGISTER
CR3 (A
DDRESS
= 0
X
03) ............................................................................................ 36
Figure 23. The Typical Interface for the Transmission of Data in a Dual-Rail Format From the Receive Section
of the XRT73L00 to the Receiving Terminal Equipment ............................................................... 37
Figure 24. How the XRT73L00 Outputs Data on the RPOS and RNEG Output Pins .................................... 37
Figure 25. The Behavior of the RPOS, RNEG and RCLK1 Signals When RCLK1 is Inverted ....................... 38
3.7.1 Routing Single-Rail Format data (Binary Data Stream) to the Receive Terminal Equipment
38
C
OMMAND
R
EGISTER
CR3 (A
DDRESS
= 0
X
03) ............................................................................................ 38
C
OMMAND
R
EGISTER
CR3 (A
DDRESS
= 0
X
03) ............................................................................................ 38
Figure 26. The Typical Interface for the Transmission of Data in a Single-Rail Format From the Receive Section
of the XRT73L00 to the Receiving Terminal Equipment ............................................................... 38
Figure 27. The Behavior of the RPOS and RCLK1 Output Signals While the XRT73L00 is Transmitting Single-
Rail Data to the Receiving Terminal Equipment ........................................................................... 39
4.0 Diagnostic Features of the XRT73L00 ..................................................................... 39
4.1 T
HE
A
NALOG
L
OCAL
L
OOP
-B
ACK
M
ODE
.............................................................................................. 39
相關PDF資料
PDF描述
XRT73LC00 E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73LC00IV E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L00 E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L00A E3/DS3/STS-1 LINE INTERFACE UNIT
XRT73L00AIV E3/DS3/STS-1 LINE INTERFACE UNIT
相關代理商/技術參數(shù)
參數(shù)描述
XRT73L03IVS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
XRT73L04A 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04AIV 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04B 制造商:EXAR 制造商全稱:EXAR 功能描述:4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04BES 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*