- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372950 > XRT73L00A (Exar Corporation) E3/DS3/STS-1 LINE INTERFACE UNIT PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT73L00A |
| 廠商： | Exar Corporation |
| 英文描述： | E3/DS3/STS-1 LINE INTERFACE UNIT |
| 中文描述： | E3/DS3/STS-1線路接口單元 |
| 文件頁(yè)數(shù)： | 39/53頁(yè) |
| 文件大?。?/td> | 604K |
| 代理商： | XRT73L00A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)
á
XRT73L00
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.2.0
36
Monitoring the State of DLOS
If the XRT73L00 is operating in the HOST Mode, the
state of DLOS can be polled or monitored by reading
in the contents of Command Register 0 as shown.
If the DLOS bit-field contains a “1”, the XRT73L00 is
currently declaring a DLOS condition. If the DLOS
bit-field contains a “0”, the device is NOT currently de-
claring the DLOS condition.
Disabling the DLOS Detector
It is useful to disable the DLOS Detector in the
XRT73L00 for debugging purposes. If the XRT73L00
is operating in the HOST Mode, the DLOS Detector
can be disabled by writing a “1” into the DLOSDIS bit-
field in Command Register 2.
N
OTE
:
Setting both the ALOSDIS and DLOSDIS bit-fields
to a “1” disables LOS Declaration in the XRT73L00.
3.6.3
Muting the Recovered Data while the LOS
is being Declared
In some applications it is not desirable for the
XRT73L00 E3/DS3/STS-1 LIU to recover data and
route it to the Receiving Terminal while the LIU is de-
claring an LOS condition. The LOS Muting feature, if
enabled, causes the XRT73L00 to halt transmission
of the recovered data to the Receiving Terminal while
the LOS condition is True. In this case, the RPOS
and RNEG output pins are forced to “0”. Once the
LOS condition has been cleared, the XRT73L00 re-
sumes the transmission of the recovered data to the
Receiving Terminal. The XRT73L00 allows enabling
of the Muting Upon LOS feature by either of the fol-
lowing means.
If the XRT73L00 is Operating in the Hardware
Mode:
The Muting Upon LOS feature is enabled by pulling
the LOSMUTEN input pin (pin 19) to VDD.
If the XRT73L00 is Operating in the HOST Mode:
To enable this feature, access the Microprocessor Se-
rial Interface and write a “1” into the LOSMUT bit-field
in Command Register 3.
N
OTE
:
The XRT73L00 automatically declares an LOS Con-
dition any time it has been configured to operate in either
the Analog Local Loop-Back or Digital Local Loop-Back
Modes. MUTing -upon -LOS must be disabled prior to con-
figuring the device to operate in either of these local Loop-
Back modes.
3.7
R
OUTING
THE
R
ECOVERED
T
IMING
AND
D
ATA
I
NFORMATION
TO
THE
R
ECEIVING
T
ERMINAL
E
QUIPMENT
The XRT73L00 ultimately takes the Recovered Tim-
ing and Data information, converts it into CMOS lev-
els and routes it to the Receiving Terminal Equipment
via the RPOS, RNEG, RCLK1 and RCLK2 output
pins.
The XRT73L00 can deliver the recovered data and
clock information to the Receiving Terminal in either a
Single-Rail or Dual-Rail format.
Routing Dual-Rail Format Data to the Receiving
Terminal Equipment
Whenever the XRT73L00 delivers Dual-Rail format to
the Terminal Equipment it does so via the following
output signals.
RPOS
RNEG
RCLK1
RCLK2
Figure 23 illustrates the typical interface for the trans-
mission of data in a Dual-Rail Format from the Re-
ceive Section of the XRT73L00 to the Receiving Ter-
minal Equipment.
COMMAND REGISTER CR0 (ADDRESS = 0X00)
D4
D3
D2
D1
D0
RLOL
RLOS
ALOS
DLOS
DMO
Read
Only
Read
Only
Read
Only
Read
Only
Read
Only
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
Reserved ENDECDIS ALOSDIS DLOSDIS REQDIS
X
X
X
1
X
COMMAND REGISTER CR3 (ADDRESS = 0X03)
D4
D3
D2
D1
D0
RNRZ
LOSMUT
CLK2DIS RCLK2INV CLK1INV
X
1
X
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT73L00AIV | E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT75L03DIV | Telecomm/Datacomm |
| XRT75L00 | E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75L00IV | E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75L03 | THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT73L00AES | 功能描述:界面開(kāi)發(fā)工具 Eval System for XRT73L00A Series RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V |
| XRT73L00AIV | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L00IV | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LINE INTERFACE|QFP|44PIN|PLASTIC |
| XRT73L02M | 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L02MES | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。