- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10783 > XRT7300IV-F (Exar Corporation)IC LIU E3/DS3/STS-1 SGL 44TQFP PDF資料下載
參數(shù)資料
| 型號： | XRT7300IV-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 44/55頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E3/DS3/STS-1 SGL 44TQFP |
| 標準包裝： | 160 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | DS3，E3，STS-1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 1016-1635 XRT7300IV-F-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
XRT7300
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.1.2
45
5.1.5
Command Register - CR4
Bit D4 - Reserved
This bit-field has no defined functionality
Bit D3 - STS-1/DS3 Mode Select
This Read/Write bit-field is used to configure the
XRT7300 to operate in either the SONET STS-1
Mode or the DS3 Mode.
Writing a “0” into this bit-field configures the XRT7300
to operate in the DS3 Mode. Writing a “1” into this bit-
field configures the XRT7300 to operate in the SO-
NET STS-1 Mode.
NOTE: This bit-field is ignored if the E3 bit-field (D2 in this
Command Register) is set to “1”.
Bit D2 - E3 Mode Select
This Read/Write bit-field is used to configure the
XRT7300 to operate in the E3 Mode.
Writing a “0” into this bit-field configures the XRT7300
to operate in either the DS3 or SONET STS-1 Mode
specified by the setting of the DS3 bit-field in this
Command Register. Writing a “1” into this bit-field
configures the XRT7300 to operate in the E3 Mode.
Bit D1 - LLB (Local Loop-Back)
This Read/Write bit-field along with RLB (bit D0 in this
Command Register) is used to select which Loop-
Back mode the XRT7300 operates in. Table 6 relates
the state of the LLB and RLB to the selected Loop-
Back mode.
Bit D0 - RLB (Remote Loop-Back)
This Read/Write bit-field along with LLB (bit D1 in this
Command Register) is used to select which Loop-
Back mode the XRT7300 operate in. Table 6 relates
the state of the LLB and RLB bits to the selected
Loop-Back mode.
5.2
OPERATING THE MICROPROCESSOR SERIAL
INTERFACE.
The XRT7300 Serial Interface is a simple four wire in-
terface that is compatible with many of the microcon-
trollers available in the market. This interface con-
sists of the following signals:
CS
-
Chip Select (Active Low)
SCLK
-
Serial Clock
SDI
-
Serial Data Input
SDO
-
Serial Data Output
Using the Microprocessor Serial Interface
The following instructions for using the Microproces-
sor Serial Interface are best understood by referring
to the diagram in Figure 33.
In order to use the Microprocessor Serial Interface, a
clock signal must be supplied to the SCLK input pin.
A Read or Write operation can then be initiated by as-
serting the active-low Chip Select input pin (CS). It is
important to assert the CS pin (e.g., toggle it “Low”) at
least 50ns prior to the very first rising edge of the
clock signal.
Once the CS input pin has been asserted, the type of
operation and the target register address must now
be specified. This information is supplied to the Mi-
croprocessor Serial Interface by writing eight serial
bits of data into the SDI input.
NOTE: Each of these bits is clocked into the SDI input on
the rising edge of SCLK. These eight bits are identified and
described below.
Bit 1 - R/W (Read/Write) Bit
This bit is clocked into the SDI input on the first rising
edge of SCLK after CS has been asserted. This bit
indicates whether the current operation is a Read or
Write operation. A “1” in this bit specifies a Read op-
eration, a “0” in this bit specifies a Write operation.
Bits 2 through 5: The four (4) bit Address Values
(labeled A0, A1, A2 and A3)
The next four rising edges of the SCLK signal clock in
the 4-bit address value for this particular Read (or
Write) operation. The address selects the Command
Register in the XRT7300 that the user is either read-
ing data from or writing data to. The address bits
must be supplied to the SDI input pin in ascending or-
der with the LSB (least significant bit) first.
Bits 6 and 7:
The next two bits, A4 and A5 must be set to “0” as
shown in Figure 33.
Bit 8:
The value of A6 is a “don’t care”.
TABLE 6: LOOP-BACK MODES
LLB
(BIT D1)
RLB
(BIT D0)
LOOP-BACK MODE
0
No Loop-Back Mode (Normal
Operation)
0
1
Remote Loop-Back Mode
1
0
Analog Loop-Back Mode
1
Digital Loop-Back Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JTZ-MW-S | CONVERTER MOD DC/DC 2V 40W |
| VI-BNW-MX-F2 | CONVERTER MOD DC/DC 5.5V 75W |
| LTC2619IGN#TRPBF | IC DAC 14BIT R-R QUAD 16SSOP |
| SP510EM-L | IC TXRX MULTIPROTOCOL HS 100LQFP |
| AD5334BRUZ-REEL | IC DAC 8BIT QUAD VOUT 24TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT7300IVTR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT7300IVTR-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT7302IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver |
| XRT73L00 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73L00A | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。