Rev.1.01 XRD98L63 2 4 6 8 10 1 3 5 "A" Field "B" Field 0 1 FSYNC EOS CCD PBLK CAL CLAMP * Line Pattern Select Exar Name " />
參數(shù)資料
型號(hào): XRD98L63EVAL
廠商: Exar Corporation
文件頁數(shù): 27/41頁
文件大?。?/td> 0K
描述: EVAL BOARD FOR XRD98L63
標(biāo)準(zhǔn)包裝: 1
系列: *
33
Rev.1.01
XRD98L63
2
4
6
8
10
1
3
5
"A" Field
"B" Field
0
1
FSYNC
EOS
CCD
PBLK
CAL
CLAMP
* Line Pattern
Select
Exar
Name
VD
ID
PBLK
OBCLP
CLPDM
7
9
1) PBLK latches EOS value into Line Pattern Select.
1)
CONDITIONS: FSYNCpol=0, PBLKpol=0, CALpol=0, CLAMPpol=0, EOSpol=1
* Internal signals
(Sony Interlaced mode)
TG
Signal
Name
7
2
4
6
8
9
1
3
5
Odd F ield
Even Field
1
0
FSYNC
EOS
CCD
PBLK
CAL
CLAMP
* Line Pattern
Select
Exar
Name
VD
HD
PBLK
CPOB
10
1) FSYNC latches EOS value.
2) PBLK updates Line Pattern Select to the latched EOS value.
1)
2)
1)
2)
HCLR/CLPD
TG
Signal
Name
CONDITIONS: FSYNCpol=1, PBLKpol=1, CALpol=1, CLAMPpol=1, EOSpol=1
* Internal signals
(Panasonic Interlaced mode)
Figure 27. Multiple Gain Mode Timing, Interlaced, MGsel[1:0] = 00
Figure 28. Multiple Gain Mode Timing, Interlaced, MGsel[1:0] = 10
相關(guān)PDF資料
PDF描述
1589449-6 STRIP CON
GBC43DCSH CONN EDGECARD 86POS DIP .100 SLD
EBM22DTKD-S288 CONN EDGECARD 44POS .156 EXTEND
1-1499687-4 AMPTRAC I/O 2MM CABLE 12POS 14FT
VI-25K-EY CONVERTER MOD DC/DC 40V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRD98L63ZEVAL 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
XRDAN27 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects
XRDAN28 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data
XRDAN29 制造商:EXAR 制造商全稱:EXAR 功能描述:Criteria for Accurate Sampling of Analog Signals
XRDAN30 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Current Output D/A Converter Design Concepts for Wide Bandwidth Applications