Rev.1.01 MULTIPLE GAIN MODE The Benefits of Multiple Gain Mode The Multiple Gain mode switches the gain of the Programmable Gain Am" />
參數(shù)資料
型號(hào): XRD98L63EVAL
廠商: Exar Corporation
文件頁數(shù): 24/41頁
文件大小: 0K
描述: EVAL BOARD FOR XRD98L63
標(biāo)準(zhǔn)包裝: 1
系列: *
XRD98L63
30
Rev.1.01
MULTIPLE GAIN MODE
The Benefits of Multiple Gain Mode
The Multiple Gain mode switches the gain of the
Programmable Gain Amplifier (PGA) at the pixel rate.
The Multiple Gain logic will switch the PGA gain
according to two user defined patterns. Each pattern
can be from one to four pixels long.
This allows a color digital camera system to set
different PGA (analog) gains for the different color
pixels. Most CCDs with RGB Color Filter Arrays (CFA)
have weaker signal response for the Blue pixels than for
Red or Green pixels. Using the Multiple Gain mode, the
Blue pixels can be amplified with higher gain than the
Red or Green pixels before being digitized by the ADC.
This allows all colors to take advantage of the full ADC
resolution.
Enable the Multiple Gain mode by writing a "1" to the
"MultGain" bit in the Control register.
Overview of Multiple Gain Mode
The Multiple Gain mode is designed assuming the color
filter array is made up of lines (rows) which alternate
between two different pixel patterns. We will refer to the
two patterns as the Even pattern and the Odd pattern.
In a typical camera design using an RGB CFA, the even
lines will have Red & Green alternating pixels, while the
Odd lines will have Green & Blue alternating pixels. The
XRD98L63 allows the patterns to be defined with a
single Green gain used on both Even and Odd lines, or
with two different Green gains for Even and Odd lines.
There are three main steps to setting up and using the
Multiple Gain mode:
1)
Select the appropriate Interlaced or Progressive
scan clocking mode.
2)
Program the Even and Odd Line Pattern registers
to match the color filter array used on the CCD.
3)
Program the Gain Registers.
L
in
e
P
a
tt
e
rn
S
e
le
c
t
PRE[1:0]
Even Line Pattern
Line
Pattern
Se lect
CAL
SBLK
P
G
A
0
M
a
s
te
r
R
Gb
Gr
B
P
G
A
0
1
D
if
fe
re
n
c
e
P
G
A
1
0
D
if
fe
re
n
c
e
P
G
A
1
D
if
fe
re
n
c
e
O
B
E
v
e
n
G
a
in
O
B
O
d
G
a
in
Σ
+
+
+
+
+
00
PGA mux
01
10
11
CDS
ADC
PGA
0
1
01
PRO [1:0]
Even Pixel Repeat
Counter
0 to PRE[1:0]
Odd Pixel Repeat
Counter
0 to PRO[1:0]
R
Gr
10
11
00
01
10
11
Gb
B
00
01
00
01
10
11
01
ELP4[1:0]
ELP3[1:0]
ELP2[1:0]
ELP1[1:0]
Odd Line Pattern
OLP4[1:0]
OLP3[1:0]
OLP2[1:0]
OLP1[1:0]
even pattern
odd pattern
Examp le pattern
R
Gr
Gb B
Figure 24. Block Diagram of the Multiple Gain Logic
相關(guān)PDF資料
PDF描述
1589449-6 STRIP CON
GBC43DCSH CONN EDGECARD 86POS DIP .100 SLD
EBM22DTKD-S288 CONN EDGECARD 44POS .156 EXTEND
1-1499687-4 AMPTRAC I/O 2MM CABLE 12POS 14FT
VI-25K-EY CONVERTER MOD DC/DC 40V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRD98L63ZEVAL 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
XRDAN27 制造商:EXAR 制造商全稱:EXAR 功能描述:Compensating for Zero Order Hold Effects
XRDAN28 制造商:EXAR 制造商全稱:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data
XRDAN29 制造商:EXAR 制造商全稱:EXAR 功能描述:Criteria for Accurate Sampling of Analog Signals
XRDAN30 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Current Output D/A Converter Design Concepts for Wide Bandwidth Applications