參數(shù)資料
型號: XR16C864IQTR-F
廠商: Exar Corporation
文件頁數(shù): 4/51頁
文件大小: 0K
描述: IC UART FIFO 128B QUAD 100QFP
標準包裝: 500
特點: *
通道數(shù): 4,QUART
FIFO's: 128 字節(jié)
規(guī)程: RS232,RS485
電源電壓: 2.97 V ~ 5.5 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 100-BQFP
供應商設備封裝: 100-QFP(14x20)
包裝: 帶卷 (TR)
XR16C864
12
2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO
REV. 2.2.0
2.8
Direct Memory Access
In this document, Direct Memory Access will not be referred to by its acronym (DMA) to avoid confusion with
DMA Mode (a legacy term) that refers to data block transfer operation. Direct Memory Access mode is enabled
via EMSR bits 2 and 3. The Direct Memory Access transaction is controlled through the RXDRQ [A-D],
TXDRQ [A-D], DACK [A-D], AEN and TC pins.
2.9
DMA Mode
The DMA Mode (a legacy term) in this document doesn’t mean “direct memory access” but refers to data block
transfer operation. (Since the 864 also supports Direct Memory Access, “Direct Memory Access” will be used
instead of “DMA” when explaining Direct Memory Access.) The DMA mode affects the state of the RXRDY# A-
D and TXRDY# A-D output pins. The transmit and receive FIFO trigger levels provide additional flexibility to the
user for block mode operation. The LSR bits 5-6 provide an indication when the transmitter is empty or has an
empty location(s) for more data. The user can optionally operate the transmit and receive FIFO in the DMA
mode (FCR bit-3=1). When the transmit and receive FIFO are enabled and the DMA mode is disabled (FCR
bit-3 = 0), the 864 is placed in single-character mode for data transmit or receive operation. When DMA mode
is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by loading or unloading the FIFO
in a block sequence determined by the programmed trigger level. The following table show their behavior. Also
see Figure 19 through 23.
2.10
Crystal Oscillator or External Clock Input
The 864 includes an on-chip oscillator (XTAL1 and XTAL2) to produce a clock for all four UART sections in the
device. The CPU data bus does not require this clock for bus operation. The crystal oscillator provides a
system clock to the Baud Rate Generators (BRG) section found in each of the UART. XTAL1 is the input to the
oscillator or external clock buffer input with XTAL2 pin being the output. For programming details, see
“Programmable Baud Rate Generator.”
FIGURE 4. TYPICAL OSCILATOR CONNECTIONSL
The on-chip oscillator is designed to use an industry standard microprocessor crystal (parallel resonant,
fundamental frequency with 10-22 pF capacitance load, ESR of 20-120 ohms and 100ppm frequency
TABLE 5: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE FOR CHANNELS A-D
PINS
FCR BIT-0=0
(FIFO DISABLED)
FCR BIT-0=1 (FIFO ENABLED)
FCR Bit-3 = 0
(DMA Mode Disabled)
FCR Bit-3 = 1
(DMA Mode Enabled)
RXRDY#
0 = 1 byte
1 = no data
0 = at least 1 byte in FIFO
1 = FIFO empty
1 to 0 transition when FIFO reaches the trigger
level, or timeout occurs.
0 to 1 transition when FIFO empties.
TXRDY#
0 = THR empty
1 = byte in THR
0 = FIFO empty
1 = at least 1 byte in FIFO
0 = FIFO has at least 1 empty location.
1 = FIFO is full.
C 1
2 2 -47 p F
C 2
2 2 -4 7 pF
1 4 .7 45 6
M H z
X T A L1
X T A L2
R = 30 0 K to 40 0 K
相關PDF資料
PDF描述
XR16C864CQTR-F IC UART FIFO 128B QUAD 100QFP
XR16C854DCV-F IC UART FIFO 128B QUAD 64LQFP
XR16C854IQTR-F IC UART FIFO 128B QUAD 100QFP
ATUC64D3-A2UR IC MCU 32BIT 64KB FLASH 64TQFP
ST16C654CQ100-F IC UART FIFO 64B QUAD 100QFP
相關代理商/技術參數(shù)
參數(shù)描述
XR16C872 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH 1284 PARALLEL PORT AND PLUG-AND-PLAY CONTROLLER
XR16C872CQ 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH 1284 PARALLEL PORT AND PLUG-AND-PLAY CONTROLLER
XR16C872IQ 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH 1284 PARALLEL PORT AND PLUG-AND-PLAY CONTROLLER
XR16L2450 制造商:EXAR 制造商全稱:EXAR 功能描述:2.25V TO 5.5V DUART
XR16L2450_05 制造商:EXAR 制造商全稱:EXAR 功能描述:2.25V TO 5.5V DUART