
á
XR16C854/XR16C854D
3.3V AND 5V QUAD UART WITH 128-BYTE FIFO
REV. 2.0
7
FSRS#
-
-
76
I
FIFO Status Register Select (active low, input with internal pull-up).
The content of the FSTAT register is placed on the data bus when this
pin becomes active. However it should be noted, D0-D3 contain the
inverted logic states of TXRDY# A-D pins, and D4-D7 the logic states
(un-inverted) of RXRDY# A-D pins. Address line is not required when
reading this status register.
MODEM OR SERIAL I/O INTERFACE
TXA
TXB
TXC
TXD
41
8
10
39
17
19
51
53
14
16
65
67
O
UART channels A-D Transmit Data and infrared transmit data. Stan-
dard transmit and receive interface is enabled when MCR[6] = 0. In
this mode, the TX signal will be a logic 1 during reset, or idle (no
data). Infrared IrDA transmit and receive interface is enabled when
MCR[6] = 1. In the Infrared mode, the inactive state (no data) for the
Infrared encoder/decoder interface is a logic 0.
IRTXA
IRTXB
IRTXC
IRTXD
-
-
-
-
-
-
-
-
6
24
57
75
O
UART channel A-D Infrared Transmit Data. The inactive state (no
data) for the Infrared encoder/decoder interface is a logic 0. Regard-
less of the logic state of MCR bit-6, this pin will be operating in the
Infrared mode. Caution, this pin is a logic 1 after power up and prior
to initialization.
RXA
RXB
RXC
RXD
62
20
29
51
7
29
41
63
97
34
47
85
I
UART channel A-D Receive Data or infrared receive data. Normal
receive data input must idle at logic 1 condition. The infrared receiver
pulses typically idles at logic 0 but can be inverted by software con-
trol prior going in to the decoder, see FCTR[2].
RTSA#
RTSB#
RTSC#
RTSD#
5
13
36
44
14
22
48
56
11
19
62
70
O
UART channels A-D Request-to-Send (active low) or general pur-
pose output. This output must be asserted prior to using auto RTS
flow control, see EFR[6], MCR[1], FCTR[1:0], EMSR[5:4] and IER[6].
Also see Figure 11. If these outputs are not used, leave them uncon-
nected.
UART channels A-D Clear-to-Send (active low) or general purpose
input. It can be used for auto CTS flow control, see EFR[7], and
IER[7]. Also see Figure 11. These inputs should be connected to
VCC when not used.
UART channels A-D Data-Terminal-Ready (active low) or general
purpose output. If these outputs are not used, leave them uncon-
nected.
CTSA#
CTSB#
CTSC#
CTSD#
DTRA#
DTRB#
DTRC#
DTRD#
DSRA#
DSRB#
DSRC#
DSRD#
CDA#
CDB#
CDC#
CDD#
RIA#
RIB#
RIC#
RID#
2
16
33
47
3
15
34
46
1
17
32
48
64
18
31
49
63
19
30
50
11
25
45
59
12
24
46
58
10
26
44
60
9
27
43
61
8
28
42
62
8
22
59
73
9
21
60
72
7
23
58
74
99
32
49
83
98
33
48
84
I
O
I
UART channels A-D Data-Set-Ready (active low) or general purpose
input. This input should be connected to VCC when not used. This
input has no effect on the UART.
I
UART channels A-D Carrier-Detect (active low) or general purpose
input. This input should be connected to VCC when not used. This
input has no effect on the UART.
I
UART channels A-D Ring-Indicator (active low) or general purpose
input. This input should be connected to VCC when not used. This
input has no effect on the UART.
ANCILLARY SIGNALS
XTAL1
25
35
40
I
Crystal or external clock input.
Pin Description
N
AME
64-TQFP
P
IN
#
68-PLCC
P
IN
#
100-QFP
P
IN
#
T
YPE
D
ESCRIPTION