- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372929 > XQ4062XL-3PG475M Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號： | XQ4062XL-3PG475M |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場可編程門陣列（FPGA） |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 219K |
| 代理商： | XQ4062XL-3PG475M |
QPRO XQ4000XL Series QML High-Reliability FPGAs
DS029 (v1.3) June 25, 2000
Powered by ICminer.com Electronic-Library Service CopyRight 2003
1-800-255-7778Hold Time After Clock K
T
CKI
T
CKIH
T
CKHH0
T
CKHH1
T
CKHH2
T
CKDI
T
CKEC
T
CKR
Clock
T
CH
T
CL
Set/Reset Direct
T
RPW
T
RIO
Global Set/Reset
T
MRW
T
MRQ
F
TOG
F/G inputs
F/G inputs via H
C inputs via SR/H0 through H
C inputs via H1 through H
C inputs via D
IN
/H2 through H
C inputs via D
IN
/H2
C inputs via EC
C inputs via SR, going Low (inactive)
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
Clock High time
Clock Low time
3.0
3.0
-
-
2.5
2.5
-
-
ns
ns
Width (High)
Delay from C inputs via S/R, going High to Q
3.0
-
-
2.5
-
-
ns
ns
3.7
2.8
Minimum GSR pulse width
Delay from GSR input to any Q
Toggle frequency (MHz) (for export control)
-
19.8
-
15.0
ns
See
page 17
for T
RRI
values per device.
-
166
-
200
MHz
CLB Switching Characteristics
(Continued)
Symbol
Description
-3
-1
Units
Min
Max
Min
Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4085XL-1BG432M | FPGA |
| XQ4085XL-1BG432N | FPGA |
| XQ4085XL-1CB228M | FPGA |
| XQ4085XL-1CB228N | FPGA |
| XQ4085XL-1HQ240M | FPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4062XL-3PG475N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ228M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ228N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ240M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ240N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。