- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372929 > XQ4062XL-3PG475M Field Programmable Gate Array (FPGA) PDF資料下載
參數(shù)資料
| 型號： | XQ4062XL-3PG475M |
| 英文描述： | Field Programmable Gate Array (FPGA) |
| 中文描述： | 現(xiàn)場可編程門陣列（FPGA） |
| 文件頁數(shù)： | 6/22頁 |
| 文件大?。?/td> | 219K |
| 代理商： | XQ4062XL-3PG475M |
R
XQ4000XL CLB Switching Characteristic Guidelines
Testing of switching parameters is modeled after testing
methods specified by MIL-M-38510/605. All devices are
100% functionally tested. Internal timing parameters are
derived from measuring internal test patterns. Listed below
are representative values. For more specific, more precise,
and worst-case guaranteed data, use the values reported
by the static timing analyzer (TRCE in the Xilinx Develop-
ment System) and back-annotated to the simulation netlist.
All timing parameters assume worst-case operating condi-
tions (supply voltage and junction temperature). Values
apply to all XQ4000XL devices and expressed in nanosec-
onds unless otherwise noted.
CLB Switching Characteristics
Symbol
Combinatorial Delays
T
ILO
T
IHO
T
ITO
T
HH0O
T
HH1O
T
HH2O
T
CBYP
CLB Fast Carry Logic
T
OPCY
T
ASCY
T
INCY
T
SUM
T
BYP
T
NET
Sequential Delays
T
CKO
T
CKLO
Setup Time Before Clock K
T
ICK
T
IHCK
T
HH0CK
T
HH1CK
T
HH2CK
T
DICK
T
ECCK
T
RCK
T
CCK
T
CHCK
Description
-3
-1
Units
Min
Max
Min
Max
F/G inputs to X/Y outputs
F/G inputs via H
’
to X/Y outputs
F/G inputs via transparent latch to Q outputs
C inputs via SR/H0 via H to X/Y outputs
C inputs via H1 via H to X/Y outputs
C inputs via D
IN
/H2 via H to X/Y outputs
C inputs via EC, D
IN
/H2 to YQ, XQ output (bypass)
-
-
-
-
-
-
-
1.6
2.7
2.9
2.5
2.4
2.5
1.5
-
-
-
-
-
-
-
1.3
2.2
2.2
2.0
1.9
2.0
1.1
ns
ns
ns
ns
ns
ns
ns
Operand inputs (F1, F2, G1, G4) to C
OUT
Add/subtract input (F3) to C
OUT
Initialization inputs (F1, F3) to C
OUT
C
IN
through function generators to X/Y outputs
C
IN
to C
OUT
, bypass function generators
Carry net delay, C
OUT
to C
IN
-
-
-
-
-
-
2.7
3.3
2.0
2.8
0.26
0.32
-
-
-
-
-
-
2.0
2.5
1.5
2.4
0.20
0.25
ns
ns
ns
ns
ns
ns
Clock K to flip-flop outputs Q
Clock K to latch outputs Q
-
-
2.1
2.1
-
-
1.6
1.6
ns
ns
F/G inputs
F/G inputs via H
C inputs via H0 through H
C inputs via H1 through H
C inputs via H2 through H
C inputs via D
IN
C inputs via EC
C inputs via S/R, going Low (inactive)
C
IN
input via F/G
C
IN
input via F/G and H
1.1
2.2
2.0
1.9
2.0
0.9
1.0
0.6
2.3
3.4
-
-
-
-
-
-
-
-
-
-
0.9
1.7
1.6
1.4
1.6
0.7
0.8
0.5
1.9
2.7
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XQ4085XL-1BG432M | FPGA |
| XQ4085XL-1BG432N | FPGA |
| XQ4085XL-1CB228M | FPGA |
| XQ4085XL-1CB228N | FPGA |
| XQ4085XL-1HQ240M | FPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XQ4062XL-3PG475N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ228M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ228N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ240M | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
| XQ4062XL-3PQ240N | 制造商:XILINX 制造商全稱:XILINX 功能描述:QML High-Reliability FPGAs |
發(fā)布緊急采購，3分鐘左右您將得到回復。