- 您現在的位置：買賣IC網 > PDF目錄372881 > XCR3384XLSERIES 384 Macrocell CPLD PDF資料下載
參數資料
| 型號： | XCR3384XLSERIES |
| 英文描述： | 384 Macrocell CPLD |
| 中文描述： | 384宏單元CPLD |
| 文件頁數： | 37/43頁 |
| 文件大?。?/td> | 396K |
| 代理商： | XCR3384XLSERIES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁
260-pin Description Table
Function is Fast Module_Logic block_Macrocell. For example, F1_0_5 means Fast Module 1, Logic block 0, Macrocell 5.
Table 16: Pin Description
Symbol
V
CC
Pin Numbers
D7, D8, D10,
D11, D13,
D14, D15, G4,
G17, K4, K17,
L4, L17, P4,
P17, U6, U7,
U8, U10, U11,
U13, U14
A1, B2, B19,
C3, C18, D4,
D9, D12, D17,
J4, J17, L3,
L19, M4, M17,
U4, U9, U12,
U17, V3, V18,
W2, W19, Y20
B4
Type
-
Description
Positive power supply.
GND
-
Ground supply.
resetn
I
During configuration, resetn forces the start of initialization. After configuration,
resetn is a direct input which can be used to asynchronously reset all the flip-flops. If
the global reset is not being used, this pin should be pulled high. If the rise time of the
prgmn signal is greater than 1 microsecond, this signal must be held low until prgmn
is high.
In the master modes, cclk is an output which strobes configuration data in. In the
slave or synchronous peripheral mode, cclk is an input synchronous with the data on
din or D[7:0]. After configuration, this pin should be pulled low.
done is a bi-directional signal with a weak pull-up resistor attached. As an output,
done pulling high indicates configuration is complete. As an input, a low level on done
will delay the enabling of user I/O. If only one device is used, this pin can be left
floating. If multiple devices are daisy chained, an external pull-up should be used.
prgmn is an active-low input that forces the restart of configuration and initialization
and resets the boundary-scan circuitry. After configuration, the pin should be pulled
high. This signal must have a rise time less than 1 microsecond. If the rise time of this
signal is greater than 1 microsecond, resetn must be held low until prgmn is high.
Special purpose configuration pin that must be left floating during configuration for all
configuration modes. After configuration the pin is a user-programmable I/O, and no
external termination is required. See
“
Terminations
”
on page 8
for more information.
Special purpose configuration pin that must be left floating during configuration for all
configuration modes. After configuration the pin is a user-programmable I/O, and no
external termination is required. See
“
Terminations
”
on page 8
for more information.
During slave serial or master serial configuration modes,
din
accepts serial
configuration data synchronous with cclk. During parallel configuration modes, din is
the D[0] input. After configuration, the pin is a user-programmable I/O, and no
external termination is required. See
“
Terminations
”
on page 8
for more information.
M2/M1/M0
are used to select the configuration mode. After configuration, the pins are
user-programmable I/O, and no external termination is required. See
“
Terminations
”
on page 8
for more information.
cclk
A4
I/O
done
D6
I/O
prgmn
C4
I
spmi
Y5
O
mpmi
W13
O
din
E1
I
M2
M0
M1
M3
N17
G18
G20
A6
I
I
M3
should be pulled high during configuration for all configuration modes. After
configuration, the pin is a user-programmable I/O, and no external termination is
required. See
“
Terminations
”
on page 8
for more information.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關PDF資料 |
PDF描述 |
|---|---|
| XCS05XL-4PC84C | Field Programmable Gate Array (FPGA) |
| XCS05XL-5PC84C | Field Programmable Gate Array (FPGA) |
| XCS05-3PC84 | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05 | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
| XCS05-3BG240C | Spartan and Spartan-XL Families Field Programmable Gate Arrays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XCR3512XL | 制造商:XILINX 制造商全稱:XILINX 功能描述:CoolRunner XPLA3 CPLD |
| XCR3512XL-10FG324C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
| XCR3512XL-10FG324I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
| XCR3512XL-10FGG324C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
| XCR3512XL-10FGG324I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 12K GATES 512 MCRCLLS 125MHZ 0.35UM 3. - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。