- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375011 > XCR3128A-7VQ100I (Xilinx, Inc.) CPLD with Enhanced Clocking PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3128A-7VQ100I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | CPLD with Enhanced Clocking |
| 中文描述： | CPLD的增強(qiáng)型時(shí)鐘 |
| 文件頁數(shù)： | 9/17頁 |
| 文件大?。?/td> | 268K |
| 代理商： | XCR3128A-7VQ100I |
Terminations
The CoolRunner XCR3128A CPLDs are TotalCMOS
devices. As with other CMOS devices, it is important to
consider how to properly terminate unused inputs and I/O
pins when fabricating a PC board. Allowing unused inputs
and I/O pins to float can cause the voltage to be in the linear
region of the CMOS input structures, which can increase
the power consumption of the device. The XCR3128A
CPLDs have programmable on-chip pull-down resistors on
each I/O pin. These pull-downs are automatically activated
by the fitter software for all unused I/O pins. Note that an I/O
macrocell used as buried logic that does not have the I/O
pin used for input is considered to be unused, and the
pull-down resistors will be turned on. We recommend that
any unused I/O pins on the XCR3128A device be left
unconnected.
There are no on-chip pull-down structures associated with
the dedicated input pins. Xilinx recommends that any
unused dedicated inputs be terminated with external 10k
pull-up resistors. These pins can be directly connected to
V
CC
or GND, but using the external pull-up resistors main-
tains maximum design flexibility should one of the unused
dedicated inputs be needed due to future design changes.
When using the JTAG/ISP functions, it is also recom-
mended that 10k
pull-up resistors be used on each of the
pins associated with the four mandatory JTAG signals. Let-
ting these signals float can cause the voltage on TMS to
come close to ground, which could cause the device to
enter JTAG/ISP mode at unspecified times. See the appli-
cation notes
JTAG and ISP Overview for Xilinx XPLA1 and
XPLA2 CPLDs
and
Terminating Unused I/O Pins in Xilinx
XPLA1 and XPLA2 CoolRunner
CPLDs
for more informa-
tion.
Table 5: Low Level ISP Commands
Instruction
(Register Used)
Enable
(ISP Shift Register)
Erase
(ISP Shift Register)
Program
(ISP Shift Register)
Verify
(ISP Shift Register)
Instruction Code
Description
1001
Enables the Erase, Program, and Verify commands.
1010
Erases the entire EEPROM array.
1011
Programs the data in the ISP Shift Register into the addressed
EEPROM row.
Transfers the data from the addressed row to the ISP Shift
Register. .
1100
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3128A-10VQ100C | CPLD with Enhanced Clocking |
| XCR3128A-10VQ100I | CPLD with Enhanced Clocking |
| XCR3128A-10TQ128C | CPLD with Enhanced Clocking |
| XCR3128A-10TQ128I | CPLD with Enhanced Clocking |
| XCR3128A-12TQ128C | CPLD with Enhanced Clocking |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3128XL | 制造商:XILINX 制造商全稱:XILINX 功能描述:XCR3128XL 128 Macrocell CPLD |
| XCR3128XL-10CS144C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays 制造商:Xilinx 功能描述:XLXXCR3128XL-10CS144C IC SYSTEM GATE |
| XCR3128XL-10CS144I | 制造商:Xilinx 功能描述:XLXXCR3128XL-10CS144I IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays |
| XCR3128XL-10CS144I-STI | 制造商:Xilinx 功能描述: |
| XCR3128XL-10CSG144C | 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:XLXXCR3128XL-10CSG144C IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。