- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375011 > XCR3128A-7VQ100I (Xilinx, Inc.) CPLD with Enhanced Clocking PDF資料下載
參數(shù)資料
| 型號(hào)： | XCR3128A-7VQ100I |
| 廠商： | Xilinx, Inc. |
| 英文描述： | CPLD with Enhanced Clocking |
| 中文描述： | CPLD的增強(qiáng)型時(shí)鐘 |
| 文件頁(yè)數(shù)： | 5/17頁(yè) |
| 文件大?。?/td> | 268K |
| 代理商： | XCR3128A-7VQ100I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
R
XCR3128A: 128 Macrocell CPLD with Enhanced Clocking
5
www.xilinx.com
1-800-255-7778
DS035 (v1.2) August 10, 2000
Simple Timing Model
shows the CoolRunner Timing Model. The Cool-including t
PD
, t
SU
, and t
CO
. In other competing architec-
tures, the user may be able to fit the design into the CPLD,
but is not sure whether system timing requirements can be
met until after the design has been fit into the device. This is
because the timing models of competing architectures are
very complex and include such things as timing dependen-
cies on the number of parallel expanders borrowed, shar-
able expanders, varying number of X and Y routing
channels used, etc. In the XPLA architecture, the user
knows up front whether the design will meet system timing
requirements. This is due to the simplicity of the timing
model.
Figure 4: CoolRunner Timing Model
OUTPUT PIN
INPUT PIN
SP00553
t
PD_PAL
= COMBINATORIAL PAL ONLY
t
PD_PLA
= COMBINATORIAL PAL + PLA
OUTPUT PIN
INPUT PIN
D
Q
REGISTERED
t
SU_PAL
= PAL ONLY
t
SU_PLA
= PAL + PLA
REGISTERED
t
CO
GLOBAL CLOCK PIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3128A-10VQ100C | CPLD with Enhanced Clocking |
| XCR3128A-10VQ100I | CPLD with Enhanced Clocking |
| XCR3128A-10TQ128C | CPLD with Enhanced Clocking |
| XCR3128A-10TQ128I | CPLD with Enhanced Clocking |
| XCR3128A-12TQ128C | CPLD with Enhanced Clocking |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3128XL | 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:XCR3128XL 128 Macrocell CPLD |
| XCR3128XL-10CS144C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays 制造商:Xilinx 功能描述:XLXXCR3128XL-10CS144C IC SYSTEM GATE |
| XCR3128XL-10CS144I | 制造商:Xilinx 功能描述:XLXXCR3128XL-10CS144I IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays |
| XCR3128XL-10CS144I-STI | 制造商:Xilinx 功能描述: |
| XCR3128XL-10CSG144C | 制造商:Xilinx 功能描述: 制造商:Xilinx 功能描述:XLXXCR3128XL-10CSG144C IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 3K GATES 128 MCRCLLS 125MHZ 0.35UM 3.3 - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。