- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375008 > XCR3064XL-7VQ44I (XILINX INC) XCR3064XL 64 Macrocell CPLD PDF資料下載
參數(shù)資料
| 型號： | XCR3064XL-7VQ44I |
| 廠商： | XILINX INC |
| 元件分類： | PLD |
| 英文描述： | XCR3064XL 64 Macrocell CPLD |
| 中文描述： | EE PLD, 7.5 ns, PQFP44 |
| 封裝： | VQFP-44 |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 96K |
| 代理商： | XCR3064XL-7VQ44I |
R
Internal Timing Parameters
(2)
Symbol
Parameter
-6
-7
-10
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Buffer Delays
T
IN
Input buffer delay
-
1.3
-
1.6
-
2.2
ns
T
FIN
Fast Input buffer delay
-
2.3
-
3.0
-
3.1
ns
T
GCK
Global Clock buffer delay
-
0.8
-
1.0
-
1.3
ns
T
OUT
Output buffer delay
-
2.2
-
2.7
-
3.6
ns
T
EN
Output buffer enable/disable delay
-
4.2
-
5.0
-
5.7
ns
Internal Register and Combinatorial Delays
T
LDI
Latch transparent delay
-
1.3
-
1.6
-
2.0
T
SUI
Register setup time
1.0
-
1.0
-
1.2
-
ns
T
HI
Register hold time
0.3
-
0.5
-
0.7
-
ns
T
ECSU
Register clock enable setup time
2.0
-
2.5
-
3.0
-
ns
T
ECHO
Register clock enable hold time
3.0
-
4.5
-
5.5
-
ns
T
COI
Register clock to output delay
-
1.0
-
1.3
-
1.6
ns
T
AOI
Register async. S/R to output delay
-
2.5
-
2.3
-
2.1
ns
T
RAI
Register async. recovery
-
4.0
-
5.0
-
6.0
ns
T
LOGI1
Internal logic delay (single p-term)
-
2.0
-
2.7
-
3.3
ns
T
LOGI2
Internal logic delay (PLA OR term)
-
2.5
-
3.2
-
4.2
ns
Feedback Delays
T
F
ZIA delay
-
2.4
-
2.9
-
3.5
ns
Time Adders
T
LOGI3
Fold-back NAND delay
-
6.0
-
7.5
-
9.5
ns
T
UDA
Universal delay
-
1.5
-
2.0
-
2.5
ns
T
SLEW
Slew rate limited delay
-
4.0
-
5.0
-
6.0
ns
Notes:
1.
2.
These parameters guaranteed by design and/or characterization, not testing.
See XPLA3 family data sheet (
DS012
) for timing model.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCR3064XL-6CP56I | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-6CS48C | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-6CS48I | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-6PC44C | XCR3064XL 64 Macrocell CPLD |
| XCR3064XL-6PC44I | XCR3064XL 64 Macrocell CPLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCR3064XL-7VQG100C | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XL-7VQG100I | 制造商:Xilinx 功能描述:XLXXCR3064XL-7VQG100I IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XL-7VQG44C | 制造商:Xilinx 功能描述:XLXXCR3064XL-7VQG44C IC SYSTEM GATE 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XL-7VQG44I | 制造商:Xilinx 功能描述:CPLD COOLRUNNER XPLA3 1.5K GATES 64 MCRCLLS 166.67MHZ 0.35UM - Trays |
| XCR3064XLSERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:64 Macrocell CPLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。