- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375007 > XCF32PFSG48C (XILINX INC) Platform Flash In-System Programmable Configuration PROMS PDF資料下載
參數(shù)資料
| 型號： | XCF32PFSG48C |
| 廠商： | XILINX INC |
| 元件分類： | DRAM |
| 英文描述： | Platform Flash In-System Programmable Configuration PROMS |
| 中文描述： | 32M X 1 CONFIGURATION MEMORY, PBGA48 |
| 封裝： | LEAD-FREE, PLASTIC, TFBGA-48 |
| 文件頁數(shù)： | 18/46頁 |
| 文件大?。?/td> | 525K |
| 代理商： | XCF32PFSG48C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
18
R
Figure 10:
Configuring in Slave SelectMAP Mode
Notes:
1 For Mode pin connections and DONE pin pull-up value, refer to the appropriate FPGA data sheet.
2 For compatible voltages, refer to the appropriate data sheet.
3 CS_B (or CS) and RDWR_B (or WRITE) must be either driven Low or pulled down externally. One option is shown.
4 The BUSY pin is only available with the XCFxxP Platform Flash PROM, and the connection is only required for high-
frequency SelectMAP mode configuration. For BUSY pin requirements, refer to the appropriate FPGA data sheet.
5 In Slave SelectMAP mode, the configuration interface can be clocked by an external oscillator, or, optionally, the
CLKOUT signal can be used to drive the FPGA's configuration clock (CCLK). If the XCFxxP PROM's CLKOUT signal
is used, then CLKOUT must be tied to a 4.7 K
Ω
resistor pulled up to V
CCO
.
6 For the XCFxxP the CF pin is a bidirectional pin. For the XCFxxP, if CF is not connected to PROGB, then it must be
tied to V
CCO
via a 4.7 k
Ω
pull-up resistor.
XCFxxP
Platform Flash
PROM
V
CCINT
V
CCO(2)
V
CCJ(2)
TDI
TMS
TCK
GND
D[0:7]
CLK
(5)
CE
CEO
OE/RESET
CF
(6)
BUSY
(4)
TDO
Xilinx FPGA
Slave SelectMAP
D[0:7]
CCLK
DONE
INIT_B
PROG_B
BUSY
(4)
TDI
TMS
TCK
GND
MODE PINS
(1)
RDWR_B
CS_B
TDO
V
CCJ
V
CCO
V
CCINT
D[0:7]
CCLK
DONE
INIT_B
PROG_B
BUSY
(4)
4
Ω
4
Ω
(1)
V
CCO(2)
...OPTIONAL
Slave FPGAs
with
identical
configurations
TDI
TMS
TCK
TDO
1K
Ω
1K
Ω
I/O
(3)
I/O
(3)
ds123_15_122105
External
(5)
Oscillator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCF32PV | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PVG | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PVO48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PVO48C | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PVOG48 | Platform Flash In-System Programmable Configuration PROMS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF32PFSG48C4039 | 制造商:Xilinx 功能描述: |
| XCF32PFSG48C4118 | 制造商:Xilinx 功能描述: |
| XCF32PV | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
| XCF32PV0G48C | 制造商:Xilinx 功能描述:PROM FLASH ISP 32M 1.8V 48TSOP 制造商:Xilinx 功能描述:PROM, FLASH ISP, 32M, 1.8V, 48TSOP 制造商:Xilinx 功能描述:IC FPGA CONFIG MEM 32MBIT 48-TSOP; Memory Type:Flash; Memory Size:32Mbit; Supply Voltage Min:1.65V; Supply Voltage Max:2V; Memory Case Style:TSOP; No. of Pins:48; IC Interface Type:JTAG, Parallel, Serial; Package / Case:48-TSOP ;RoHS Compliant: Yes |
| XCF32PVG | 制造商:XILINX 制造商全稱:XILINX 功能描述:Platform Flash In-System Programmable Configuration PROMS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。