參數(shù)資料
型號(hào): XCF32PFS48C
廠商: XILINX INC
元件分類: DRAM
英文描述: Platform Flash In-System Programmable Configuration PROMS
中文描述: 32M X 1 CONFIGURATION MEMORY, PBGA48
封裝: PLASTIC, TFBGA-48
文件頁(yè)數(shù): 8/46頁(yè)
文件大?。?/td> 525K
代理商: XCF32PFS48C
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
8
R
TAP AC Parameters
Table 10
shows the timing parameters for the TAP waveforms shown in
Figure 4
.
Additional Features for the XCFxxP
Internal Oscillator
The 8/16/32 Mbit XCFxxP Platform Flash PROMs include
an optional internal oscillator which can be used to drive the
CLKOUT and DATA pins on FPGA configuration interface.
The internal oscillator can be enabled when programming
the PROM, and the oscillator can be set to either the default
frequency or to a slower frequency (
"XCFxxP PROM as
Configuration Master with Internal Oscillator as Clock
Source," page 33
).
CLKOUT
The 8/16/32 Mbit XCFxxP Platform Flash PROMs include
the programmable option to enable the CLKOUT signal
which allows the PROM to provide a source synchronous
clock aligned to the data on the configuration interface. The
CLKOUT signal is derived from one of two clock sources: the
CLK input pin or the internal oscillator. The input clock source
is selected during the PROM programming sequence.
Output data is available on the rising edge of CLKOUT.
The CLKOUT signal is enabled during programming, and is
active when CE is Low and OE/RESET is High. On CE
rising edge transition, if OE/RESET is High and the PROM
terminal count has not been reached, then CLKOUT
remains active for an additional eights clock cycles before
being disabled. On a OE/RESET falling edge transition,
CLKOUT is immediately disabled. When disabled, the
CLKOUT pin is put into a high-impedance state and should
be pulled High externally to provide a known state.
When cascading Platform Flash PROMs with CLKOUT
enabled, after completing it's data transfer, the first PROM
disables CLKOUT and drives the CEO pin enabling the next
PROM in the PROM chain. The next PROM will begin
driving the CLKOUT signal once that PROM is enabled and
data is available for transfer.
During high-speed parallel configuration without
compression, the FPGA drives the BUSY signal on the
configuration interface. When BUSY is asserted High, the
PROMs internal address counter stops incrementing, and
the current data value is held on the data outputs. While
BUSY is High, the PROM will continue driving the CLKOUT
signal to the FPGA, clocking the FPGA’s configuration logic.
Figure 4:
Test Access Port Timing
TCK
T
CKMIN
T
MSS
TMS
TDI
TDO
T
MSH
T
DIH
T
DOV
T
DIS
DS026_04_020300
Table 10:
Test Access Port Timing Parameters
Symbol
Description
Min
Max
Units
T
CKMIN
T
MSS
T
MSH
T
DIS
T
DIH
T
DOV
TCK minimum clock period when V
CCJ
= 2.5V or 3.3V
TMS setup time when V
CCJ
= 2.5V or 3.3V
TMS hold time when V
CCJ
= 2.5V or 3.3V
TDI setup time when V
CCJ
= 2.5V or 3.3V
TDI hold time when V
CCJ
= 2.5V or 3.3V
TDO valid delay when V
CCJ
= 2.5V or 3.3V
100
ns
10
ns
25
ns
10
ns
25
ns
30
ns
相關(guān)PDF資料
PDF描述
XCF32PFSG48C Platform Flash In-System Programmable Configuration PROMS
XCF32PV Platform Flash In-System Programmable Configuration PROMS
XCF32PVG Platform Flash In-System Programmable Configuration PROMS
XCF32PVO48 Platform Flash In-System Programmable Configuration PROMS
XCF32PVO48C Platform Flash In-System Programmable Configuration PROMS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCF32PFS48C0936 制造商:Xilinx 功能描述:XLXXCF32PFS48C0936
XCF32PFS48CES 制造商:Xilinx 功能描述:
XCF32PFS48CESB 制造商:Xilinx 功能描述:
XCF32PFSG48C 功能描述:IC PROM SRL 1.8V 32M 48CSBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件
XCF32PFSG48C4039 制造商:Xilinx 功能描述: