- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375007 > XCF32PFS48C (XILINX INC) Platform Flash In-System Programmable Configuration PROMS PDF資料下載
參數(shù)資料
| 型號(hào)： | XCF32PFS48C |
| 廠商： | XILINX INC |
| 元件分類： | DRAM |
| 英文描述： | Platform Flash In-System Programmable Configuration PROMS |
| 中文描述： | 32M X 1 CONFIGURATION MEMORY, PBGA48 |
| 封裝： | PLASTIC, TFBGA-48 |
| 文件頁數(shù)： | 7/46頁 |
| 文件大?。?/td> | 525K |
| 代理商： | XCF32PFS48C |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
7
R
Boundary Scan Register
The boundary-scan register is used to control and observe
the state of the device pins during the EXTEST,
SAMPLE/PRELOAD, and CLAMP instructions. Each output
pin on the Platform Flash PROM has two register stages
which contribute to the boundary-scan register, while each
input pin has only one register stage. The bidirectional pins
have a total of three register stages which contribute to the
boundary-scan register. For each output pin, the register
stage nearest to TDI controls and observes the output state,
and the second stage closest to TDO controls and observes
the High-Z enable state of the output pin. For each input pin,
a single register stage controls and observes the input state
of the pin. The bidirectional pin combines the three bits, the
input stage bit is first, followed by the output stage bit and
finally the output enable stage bit. The output enable stage
bit is closest to TDO.
See the XCFxxS/XCFxxP Pin Names and Descriptions
Tables in the
"Pinouts and Pin Descriptions," page 37
section for the boundary-scan bit order for all connected
device pins, or see the appropriate BSDL file for the
complete boundary-scan bit order description under the
"attribute BOUNDARY_REGISTER" section in the BSDL
file. The bit assigned to boundary-scan cell 0 is the LSB in
the boundary-scan register, and is the register bit closest to
TDO.
Identification Registers
IDCODE Register
The IDCODE is a fixed, vendor-assigned value that is used
to electrically identify the manufacturer and type of the
device being addressed. The IDCODE register is 32 bits
wide. The IDCODE register can be shifted out for
examination by using the IDCODE instruction. The IDCODE
is available to any other system component via JTAG.
Table 9
lists the IDCODE register values for the Platform
Flash PROMs.
The IDCODE register has the following binary format:
vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc:ccc1
where
v
= the die version number
f
= the PROM family code
a
= the specific Platform Flash PROM product ID
c
= the Xilinx manufacturer's ID
The LSB of the IDCODE register is always read as logic 1
as defined by IEEE Std. 1149.1.
USERCODE Register
The USERCODE instruction gives access to a 32-bit user
programmable scratch pad typically used to supply
information about the device's programmed contents. By
using the USERCODE instruction, a user-programmable
identification code can be shifted out for examination. This
code is loaded into the USERCODE register during
programming of the Platform Flash PROM. If the device is
blank or was not loaded during programming, the
USERCODE register contains
FFFFFFFFh
.
Customer Code Register
For the XCFxxP Platform Flash PROM, in addition to the
USERCODE, a unique 32-byte Customer Code can be
assigned to each design revision enabled for the PROM.
The Customer Code is set during programming, and is
typically used to supply information about the design
revision contents. A private JTAG instruction is required to
read the Customer Code. If the PROM is blank, or the
Customer Code for the selected design revision was not
loaded during programming, or if the particular design
revision is erased, the Customer Code will contain all ones.
Platform Flash PROM TAP
Characteristics
The Platform Flash PROM family performs both in-system
programming and IEEE 1149.1 boundary-scan (JTAG)
testing via a single 4-wire Test Access Port (TAP). This
simplifies system designs and allows standard Automatic
Test Equipment to perform both functions. The AC
characteristics of the Platform Flash PROM TAP are
described as follows.
TAP Timing
Figure 4, page 8
shows the timing relationships of the TAP
signals. These TAP timing characteristics are identical for
both boundary-scan and ISP operations.
Table 9:
IDCODES Assigned to Platform Flash PROMs
Device
IDCODE
(1)
(hex)
XCF01S
<
v
>5044093
XCF02S
<
v
>5045093
XCF04S
<
v
>5046093
XCF08P
<
v
>5057093
XCF16P
<
v
>5058093
XCF32P
<
v
>5059093
Notes:
1.
The
<
v
>
in the IDCODE field represents the device’s revision
code (in hex) and may vary.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCF32PFSG48C | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PV | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PVG | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PVO48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF32PVO48C | Platform Flash In-System Programmable Configuration PROMS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF32PFS48C0936 | 制造商:Xilinx 功能描述:XLXXCF32PFS48C0936 |
| XCF32PFS48CES | 制造商:Xilinx 功能描述: |
| XCF32PFS48CESB | 制造商:Xilinx 功能描述: |
| XCF32PFSG48C | 功能描述:IC PROM SRL 1.8V 32M 48CSBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XCF32PFSG48C4039 | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。