- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375007 > XCF08PVOG48 (Xilinx, Inc.) Platform Flash In-System Programmable Configuration PROMS PDF資料下載
參數(shù)資料
| 型號(hào)： | XCF08PVOG48 |
| 廠商： | Xilinx, Inc. |
| 英文描述： | Platform Flash In-System Programmable Configuration PROMS |
| 中文描述： | 平臺(tái)Flash在系統(tǒng)可編程配置方案管理系統(tǒng) |
| 文件頁數(shù)： | 2/46頁 |
| 文件大?。?/td> | 525K |
| 代理商： | XCF08PVOG48 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Platform Flash In-System Programmable Configuration PROMS
DS123 (v2.9) May 09, 2006
www.xilinx.com
2
R
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. With CF High, a
short access time after CE and OE are enabled, data is
available on the PROM DATA (D0) pin that is connected to
the FPGA DIN pin. New data is available a short access
time after each rising clock edge. The FPGA generates the
appropriate number of clock pulses to complete the
configuration.
When the FPGA is in Slave Serial mode, the PROM and the
FPGA are both clocked by an external clock source, or
optionally, for the XCFxxP PROM only, the PROM can be
used to drive the FPGA’s configuration clock.
The XCFxxP version of the Platform Flash PROM also
supports Master SelectMAP and Slave SelectMAP (or
Slave Parallel) FPGA configuration modes. When the FPGA
is in Master SelectMAP mode, the FPGA generates a
configuration clock that drives the PROM. When the FPGA
is in Slave SelectMAP Mode, either an external oscillator
generates the configuration clock that drives the PROM and
the FPGA, or optionally, the XCFxxP PROM can be used to
drive the FPGA’s configuration clock. With BUSY Low and
CF High, after CE and OE are enabled, data is available on
the PROMs DATA (D0-D7) pins. New data is available a
short access time after each rising clock edge. The data is
clocked into the FPGA on the following rising edge of the
CCLK. A free-running oscillator can be used in the Slave
Parallel /Slave SelecMAP mode.
The XCFxxP version of the Platform Flash PROM provides
additional advanced features. A built-in data decompressor
supports utilizing compressed PROM files, and design
revisioning allows multiple design revisions to be stored on
a single PROM or stored across several PROMs. For design
revisioning, external pins or internal control bits are used to
select the active design revision.
Multiple Platform Flash PROM devices can be cascaded to
support the larger configuration files required when
targeting larger FPGA devices or targeting multiple FPGAs
daisy chained together. When utilizing the advanced
features for the XCFxxP Platform Flash PROM, such as
design revisioning, programming files which span cascaded
PROM devices can only be created for cascaded chains
containing only XCFxxP PROMs. If the advanced XCFxxP
features are not enabled, then the cascaded chain can
include both XCFxxP and XCFxxS PROMs.
Figure 1:
XCFxxS Platform Flash PROM Block Diagram
Control
and
JTAG
Interface
Memory
Serial
Interface
DATA (D0)
Serial Mode
Data
Address
CLK
CE
TCK
TMS
TDI
TDO
OE/RESET
CEO
Data
ds123_01_30603
CF
FI
Figure 2:
XCFxxP Platform Flash PROM Block Diagram
CLKOUT
CEO
DATA (D0)
(Serial/Parallel Mode)
D[1:7]
(Parallel Mode)
TCK
TMS
TDI
TDO
CLK
CE
EN_EXT_SEL
OE/RESET
BUSY
Data
Data
Address
REV_SEL [1:0]
CF
Control
and
JTAG
Interface
Memory
OSC
Serial
or
Parallel
Interface
Decompressor
ds123_1
9
_122105
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XCF08PVOG48C | Platform Flash In-System Programmable Configuration PROMS |
| XCF16P | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PF48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PFG48 | Platform Flash In-System Programmable Configuration PROMS |
| XCF16PFS48C | Platform Flash In-System Programmable Configuration PROMS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XCF08PVOG48C | 功能描述:IC PROM SRL 1.8V 8M GATE 48TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 - 用于 FPGA 的配置 Proms 系列:- 產(chǎn)品變化通告:Product Discontinuation 28/Jul/2010 標(biāo)準(zhǔn)包裝:98 系列:- 可編程類型:OTP 存儲(chǔ)容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-TSOP 包裝:管件 |
| XCF08PVOG48C0936 | 制造商:Xilinx 功能描述:XLXXCF08PVOG48C0936 PROM |
| XCF10 | 制造商:Johnson Electric / Parlex Corporation 功能描述: 制造商:Johnson Electric / Saia-Burgess 功能描述:Catalogue / XCF10 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF10 |
| XCF10-81-J1Z1 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF10-81-J1Z1 |
| XCF10-J1 | 制造商:SAIA - BURGESS ELECTRONICS INC. 功能描述:Catalogue / XCF10-J1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。