參數(shù)資料
型號: XC5VTX240T-2FFG1759I
廠商: Xilinx Inc
文件頁數(shù): 33/91頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX5TXT 240K 1759FBGA
產(chǎn)品培訓(xùn)模塊: PCI Express and Virtex® -5 FPGAs
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 TXT
LAB/CLB數(shù): 18720
邏輯元件/單元數(shù): 239616
RAM 位總計(jì): 11943936
輸入/輸出數(shù): 680
電源電壓: 0.95 V ~ 1.05 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1759-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1759-FCBGA
配用: 568-5088-ND - BOARD DEMO DAC1408D750
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
39
HSTL, Class IV
HSTL_IV
25
0
0.9
1.5
HSTL, Class I, 1.8V
HSTL_I_18
50
0
VREF
0.9
HSTL, Class II, 1.8V
HSTL_II_18
25
0
VREF
0.9
HSTL, Class III, 1.8V
HSTL_III_18
50
0
1.1
1.8
HSTL, Class IV, 1.8V
HSTL_IV_18
25
0
1.1
1.8
SSTL (Stub Series Terminated Logic), Class I, 1.8V
SSTL18_I
50
0
VREF
0.9
SSTL, Class II, 1.8V
SSTL18_II
25
0
VREF
0.9
SSTL, Class I, 2.5V
SSTL2_I
50
0
VREF
1.25
SSTL, Class II, 2.5V
SSTL2_II
25
0
VREF
1.25
LVDS (Low-Voltage Differential Signaling), 2.5V
LVDS_25
100
0
0(4)
1.2
LVDSEXT (LVDS Extended Mode), 2.5V
LVDS_25
100
0
0(4)
1.2
BLVDS (Bus LVDS), 2.5V
BLVDS_25
100
0
0(4)
0
LDT (HyperTransport), 2.5V
LDT_25
100
0
0(4)
0.6
LVPECL (Low-Voltage Positive Emitter-Coupled Logic),
2.5V
LVPECL_25
100
0
0(4)
0
LVDCI/HSLVDCI
(Low-Voltage Digitally Controlled Impedance), 3.3V
LVDCI_33, HSLVDCI_33
1M
0
1.65
0
LVDCI/HSLVDCI, 2.5V
LVDCI_25, HSLVDCI_25
1M
0
1.25
0
LVDCI/HSLVDCI, 1.8V
LVDCI_18, HSLVDCI_18
1M
0
0.9
0
LVDCI/HSLVDCI, 1.5V
LVDCI_15, HSLVDCI_15
1M
0
0.75
0
HSTL (High-Speed Transceiver Logic), Class I & II, with DCI HSTL_I_DCI, HSTL_II_DCI
50
0
VREF
0.75
HSTL, Class III & IV, with DCI
HSTL_III_DCI, HSTL_IV_DCI
50
0
0.9
1.5
HSTL, Class I & II, 1.8V, with DCI
HSTL_I_DCI_18, HSTL_II_DCI_18
50
0
VREF
0.9
HSTL, Class III & IV, 1.8V, with DCI
HSTL_III_DCI_18,
HSTL_IV_DCI_18
50
0
1.1
1.8
SSTL (Stub Series Termi.Logic), Class I & II, 1.8V, with DCI SSTL18_I_DCI, SSTL18_II_DCI
50
0
VREF
0.9
SSTL, Class I & II, 2.5V, with DCI
SSTL2_I_DCI, SSTL2_II_DCI
50
0
VREF
1.25
GTL (Gunning Transceiver Logic) with DCI
GTL_DCI
50
0
0.8
1.2
GTL Plus with DCI
GTLP_DCI
50
0
1.0
1.5
Notes:
1.
CREF is the capacitance of the probe, nominally 0 pF.
2.
Per PCI specifications.
3.
Per PCI-X specifications.
4.
The value given is the differential input voltage.
Table 59: Output Delay Measurement Methodology (Cont’d)
Description
I/O Standard
Attribute
RREF
(
Ω)
CREF(1)
(pF)
VMEAS
(V)
VREF
(V)
相關(guān)PDF資料
PDF描述
XC5VTX240T-2FF1759I IC FPGA VIRTEX5TXT 240K 1759FBGA
XC5VLX330-1FFG1760I IC FPGA VIRTEX-5 330K 1760FBGA
XC5VLX330-1FF1760I IC FPGA VIRTEX-5 330K 1760FBGA
XC5VSX95T-2FFG1136C IC FPGA VIRTEX-5 95K 1136FBGA
XC6VLX760-1FFG1760C IC FPGA VIRTEX 6 758K 1760FFGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC-600140 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Class II Ceramic Disc Capacitors
XC609-II38E 制造商:Seiko Instruments Inc (SII) 功能描述:REFLOWABLE BACKUP CAPACITOR - Tape and Reel
XC6101 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:Voltage Detector (VDF=1.6V~5.0V)
XC6101_1 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:Voltage Detector (VDF=1.6V~5.0V)
XC610101A016EL 制造商:TOREX 制造商全稱:Torex Semiconductor 功能描述:Voltage Detector (VDF=1.6V~5.0V)