
Spartan-3E FPGA Family: Pinout Descriptions
DS312 (v4.1) July 19, 2013
Product Specification
166
VQ100 Footprint
In
Figure 80, note pin 1 indicator in top-left corner and logo
orientation.
X-Ref Target - Figure 80
Figure 80: VQ100 Package Footprint (top view)
TD
I
IO
_L
07
N
_
0
/H
S
W
A
P
IO
_L
07
P
_
0
V
CCO_
0
V
CCA
UX
IO
_L
06
N
_
0
/V
R
E
F
_0
IO
_L
06
P
_
0
GND
IO
_
L
0
5
N
_
0/
G
C
LK
11
IO
_L
05
P
_
0/
G
C
LK
10
IP
_L
04
N
_
0
/G
C
L
K
9
IP
_L
04
P
_
0/
G
C
LK
8
GND
IO
_L
03
N
_
0
/G
C
L
K
7
IO
_L
03
P
_
0/
G
C
LK
6
IO
_L
02
N
_
0
/G
C
L
K
5
IO
_L
02
P
_
0/
G
C
LK
4
V
CCO_
0
GND
V
CCINT
IO
_L
01
N
_
0
IO
_L
01
P
_
0
TC
K
TD
O
10
0
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
PROG_B
1
75
TMS
IO_L01P_3
2
74
VCCAUX
IO_L01N_3
3
73
VCCO_1
IO_L02P_3
4
72
GND
IO_L02N_3/VREF_3
5
71
IO_L07N_1
VCCINT
6
70
IO_L07P_1
GND
7
69
IP/VREF_1
VCCO_3
8
68
IO_L06N_1/RHCLK7
IO_L03P_3/LHCLK0
9
67
IO_L06P_1/RHCLK6
IO_L03N_3/LHCLK1
10
66
IO_L05N_1/RHCLK5
IO_L04P_3/LHCLK2
11
65
IO_L05P_1/RHCLK4
IO_L04N_3/LHCLK3
12
64
GND
IP
13
63
IO_L04N_1/RHCLK3
GND
14
62
IO_L04P_1/RHCLK2
IO_L05P_3/LHCLK4
15
61
IO_L03N_1/RHCLK1
IO_L05N_3/LHCLK5
16
60
IO_L03P_1/RHCLK0
IO_L06P_3/LHCLK6
17
59
GND
IO_L06N_3/LHCLK7
18
58
IO_L02N_1
GND
19
57
IO_L02P_1
VCCO_3
20
56
VCCINT
VCCAUX
21
55
VCCO_1
IO_L07P_3
22
54
IO_L01N_1
IO_L07N_3
23
53
IO_L01P_1
IO_L01P_2/CSO_B
24
52
GND
IO_L01N_2/INIT_B
25
51
DONE
26
27
28
29
30
31
34
37
42
43
44
45
46
47
48
49
50
IO_
L
0
2
P
_
2
/DOUT
/B
USY
IO
_L
02
N
_
2
/M
O
S
I/
C
S
I_B
V
CCINT
GND
IP
/V
REF
_
2
V
CCO_
2
IO
_L
03
P
_
2/
D
7
/G
C
L
K
1
2
IO_
L
0
3
N_
2
/D6
/G
CL
K
1
3
IO
/D
5
IO
_L
04
P
_
2/
D
4
/G
C
L
K
1
4
IO_
L
0
4
N_
2
/D3
/G
CL
K
1
5
GND
IP
_L
05
P
_
2/
R
D
W
R
_
B
/G
C
L
K
0
IP
_
L
0
5
N_
2
/M
2
/GCL
K1
IO
_
L
0
6
P
_
2
/D2
/GCL
K2
IO
_
L
0
6
N_
2
/D1
/GCL
K3
IO
/M
1
IO
_L
07
P
_
2/
M
0
IO
_
L
0
7
N_
2
/DI
N/D0
V
CCO_
2
V
CCA
UX
IO
_L
08
P
_
2/
V
S
2
IO
_L
08
N
_
2
/V
S
1
IO
_L
09
P
_
2/
V
S
0
IO_
L
0
9
N_
2
/CCL
K
Bank 0
Ba
n
k
3
Bank 2
Ba
n
k
1
32
33
35
36
38
39
40
41
DS312-4_02_082009
16
I/O: Unrestricted, general-purpose
user I/O
21
DUAL: Configuration pin, then
possible user-I/O
4
VREF: User I/O or input voltage
reference for bank
1
INPUT: Unrestricted,
general-purpose input pin
24
CLK: User I/O, input, or global
buffer input
8
VCCO: Output voltage supply for
bank
2
CONFIG: Dedicated configuration
pins
4
JTAG: Dedicated JTAG port pins
4
VCCINT: Internal core supply
voltage (+1.2V)
0
N.C.: Not connected
12
GND: Ground
4
VCCAUX: Auxiliary supply voltage
(+2.5V)