Spartan-3E FPGA Family: Pinout Descriptions
DS312 (v4.1) July 19, 2013
Product Specification
158
Differential Pair Labeling
I/Os with Lxxy_# are part of a differential pair. ‘L’ indicates
differential capability. The ‘xx’ field is a two-digit integer,
unique to each bank that identifies a differential pin-pair.
The ‘y’ field is either ‘P’ for the true signal or ‘N’ for the
inverted signal in the differential pair. The ‘#’ field is the I/O
bank number.
The pin name suffix has the following significance.
Figure 79 provides a specific example showing a differential
input to and a differential output from Bank 1.
‘L’ indicates that the pin is part of a differential pair.
‘xx’ is a two-digit integer, unique for each bank, that
identifies a differential pin-pair.
‘y’ is replaced by ‘P’ for the true signal or ‘N’ for the
inverted. These two pins form one differential pin-pair.
‘#’ is an integer, 0 through 3, indicating the associated
I/O bank.
VCCAUX
Dedicated auxiliary power supply pin. The number of VCCAUX pins depends on the
FPGAs section in Module 2 for details.
VCCAUX
VCCINT
Dedicated internal core logic power supply pin. The number of VCCINT pins
depends on the package used. All must be connected to +1.2V. See the
PoweringVCCINT
VCCO
Along with all the other VCCO pins in the same bank, this pin supplies power to the
output buffers within the I/O bank and sets the input threshold voltage for some I/O
VCCO_#
N.C.
This package pin is not connected in this specific device/package combination but
may be connected in larger devices in the same package.
N.C.
Notes:
1.
# = I/O bank number, an integer between 0 and 3.
2.
IRDY/TRDY designations are for PCI designs; refer to PCI documentation for details.
Table 124: Types of Pins on Spartan-3E FPGAs (Cont’d)
Type / Color
Code
Description
Pin Name(s) in Type(1)
X-Ref Target - Figure 79
Figure 79: Differential Pair Labeling
IO_L38P_1
IO_L38N_1
IO_L39P_1
IO_L39N_1
Spartan-3E
FPGA
DS312-4_00_032409
Pair Number
Bank Number
Positive Polarity
True Receiver
Negative Polarity
Inverted Receiver
Bank
1
Bank 0
Bank 2
Bank
3