![](http://datasheet.mmic.net.cn/Xilinx-Inc/XC3S1600E-5FGG484C_datasheet_99960/XC3S1600E-5FGG484C_173.png)
Spartan-3E FPGA Family: Pinout Descriptions
DS312 (v4.1) July 19, 2013
Product Specification
173
CP132 Footprint
X-Ref Target - Figure 81
Figure 81: CP132 Package Footprint (top view)
123456789
10
11
12
13
14
A PROG_B
TDI
TDO
TMS
TCK
I/O
L11P_0
I/O
L07P_0
I/O
L05N_0
I/O
L04P_0
VCCINT
I/O
L02N_0
I/O
L01P_0
B
I/O
L01N_3
I/O
L01P_3
I/O
L11N_0
HSWAP
I/O
L10P_0
I/O
L09P_0
I/O
L08P_0
I/O
L07N_0
INPUT
L06P_0
I/O
L05P_0
I/O
L03N_0
I/O
L02P_0
C
I/O
L02N_3
I/O
L02P_3
I/O
L10N_0
I/O
L09N_0
I/O
L08N_0
L06N_0
GCLK9
GCLK5
GCLK6
GCLK7
GCLK4
GCLK10
GCLK11
GCLK8
I/O
L04N_0
I/O
L03P_0
I/O
L01N_0
I/O
L10N_1
I/O
L10P_1
D
I/O
L03N_3
I/O
L03P_3
VCCINT
I/O
L09N_1
LDC0
LDC1
LDC2
I/O
L09P_1
HDC
VCCINT
E
GND
VCCAUX
F
I/O
L05P_3
I/O
L04N_3
I/O
L04P_3
LHCLK0
LHCLK1
LHCLK2
LHCLK5
LHCLK6
LHCLK7
I/O
A0
I/O
L08N_1
A1
I/O
L08P_1
A2
G
I/O
L05N_3
LHCLK3
I/O
L06P_3
LHCLK4
TRDY2
IRDY2
VREF_1
VREF_2
VREF_3
VREF_0
H
I/O
L06N_3
I/O
L07P_3
I/O
L07N_3
J
I/O
K
VCCINT
I/O
L
I/O
L08P_3
I/O
L08N_3
I/O
L09P_3
VCCINT
I/O
L03P_1
A12
I/O
L03N_1
A11
M
I/O
L09N_3
I/O
L01P_2
CSO_B
I/O
L08N_2
A22
I/O
L09N_2
A20
I/O
L10N_2
VS1
A18
I/O
L02P_1
A14
I/O
L02N_1
A13
N
I/O
L01N_2
INIT_B
I/O
L02N_2
MOSI
CSI_B
I/O
M1
I/O
L07N_2
DIN
D0
I/O
L08P_2
A23
I/O
L09P_2
A21
I/O
L10P_2
VS2
A19
I/O
L11N_2
CCLK
I/O
L01P_1
A16
I/O
L01N_1
A15
P
I/O
L02P_2
DOUT
BUSY
VCCINT
VCCO_2
VCCO_1
VCCO_0
VCCO_3
I/O
D5
I/O
L07P_2
M0
I/O
L11P_2
VS0
A17
DONE
Bank 2
Bank 0
Bank
3
Bank
1
I/O
L07P_1
4
RHCLK6
L07N_1
RHCLK7
A3
I/O
RHCLK5
A5
L06N_1
I/O
RHCLK4
A6
L06P_1
I/O
A
RHCLK3
L05N_1
I/O
7
A
RHCLK2
A8
L05P_1
RHCLK1
A9
L04N_1
RHCLK0
A10
L04P_1
I/O
L06N_2
D1
GCLK3
I/O
L06P_2
D2
GCLK2
L05N_2
M2
GCLK1
INPUT
L05P_2
RDWR_B
GCLK0
I/O
L04N_2
D3
GCLK15
I/O
L03N_2
D6
GCLK13
I/O
L04P_2
D4
GCLK14
I/O
L03P_2
D7
GCLK12
IRDY1
TRDY1
DS312-4_07_030206
16-
22
I/O: Unrestricted, general-purpose
user I/O
42-
46
DUAL: Configuration pin, then
possible user I/O
7-8
VREF: User I/O or input voltage
reference for bank
0-2
INPUT: Unrestricted,
general-purpose input pin
16
CLK: User I/O, input, or global
buffer input
8
VCCO: Output voltage supply for
bank
2
CONFIG: Dedicated configuration
pins
4
JTAG: Dedicated JTAG port pins
6
VCCINT: Internal core supply
voltage (+1.2V)
9
N.C.: Unconnected balls on the
XC3S100E FPGA (
)
16
GND: Ground
4
VCCAUX: Auxiliary supply voltage
(+2.5V)