- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374980 > XC3142L-2PC84C (XILINX INC) XTAL MTL T/H HC49/US PDF資料下載
參數(shù)資料
| 型號： | XC3142L-2PC84C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | XTAL MTL T/H HC49/US |
| 中文描述： | FPGA, 144 CLBS, 2000 GATES, 325 MHz, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 52/76頁 |
| 文件大?。?/td> | 731K |
| 代理商： | XC3142L-2PC84C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
R
XC3000 Series Field Programmable Gate Arrays
7-54
November 9, 1998 (Version 3.1)
XC3100A Absolute Maximum Ratings
Note:
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under
Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended
periods of time may affect device reliability.
XC3100A Global Buffer Switching Characteristics Guidelines
Note:
1. Timing is based on the XC3142A, for other devices see timing calculator.
The use of two pull-up resistors per longline, available on other XC3000 devices, is not a valid design option for XC3100A
devices.
Symbol
V
CC
V
IN
V
TS
T
STG
T
SOL
Description
Units
V
V
V
°
C
°
C
°
C
°
C
Supply voltage relative to GND
Input voltage with respect to GND
Voltage applied to 3-state output
Storage temperature (ambient)
Maximum soldering temperature (10 s @ 1/16 in.)
Junction temperature plastic
Junction temperature ceramic
–0.5 to +7.0
–0.5 to V
CC
+0.5
–0.5 to V
CC
+0.5
–65 to +150
+260
+125
+150
T
J
Speed Grade
Symbol
-4
-3
-2
-1
-09
Max
Description
Max
Max
Max
Max
Units
Global and Alternate Clock Distribution
1
Either:
Normal
IOB input pad through clock buffer
to any CLB or IOB clock input
Or:
Fast
(CMOS only) input pad through clock
buffer to any CLB or IOB clock input
TBUF
driving a Horizontal Longline (L.L.)
1
I to L.L. while T is Low (buffer active)
T
PID
T
PIDC
6.5
5.1
5.6
4.3
4.7
3.7
4.3
3.5
3.9
3.1
ns
ns
(XC3100)
(XC3100A)
T
↓
to L.L. active and valid with single pull-up resistor
T
↓
to L.L. active and valid with pair of pull-up resistors
T
↑
to L.L. High with single pull-up resistor
T
↑
to L.L. High with pair of pull-up resistors
T
IO
T
IO
T
ON
T
ON
T
PUS
T
PUF
3.7
3.6
5.0
6.5
13.5
10.5
3.1
3.1
4.2
5.7
11.4
8.8
3.1
4.2
5.7
11.4
8.1
2.9
4.0
5.5
10.4
7.1
2.1
3.1
4.6
8.9
5.9
ns
ns
ns
ns
ns
ns
BIDI
Bidirectional buffer delay
T
BIDI
1.2
1.0
0.9
0.85
0.75
Prelim
ns
相關PDF資料 |
PDF描述 |
|---|---|
| XC3142L-3PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3TQ144C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3VQ160C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-2PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-2TQ176C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC3142L-2TQ144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-2VQ160C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3PC84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3TQ144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3VQ160C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
發(fā)布緊急采購，3分鐘左右您將得到回復。