- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374980 > XC3142L-2PC84C (XILINX INC) XTAL MTL T/H HC49/US PDF資料下載
參數(shù)資料
| 型號： | XC3142L-2PC84C |
| 廠商： | XILINX INC |
| 元件分類： | FPGA |
| 英文描述： | XTAL MTL T/H HC49/US |
| 中文描述： | FPGA, 144 CLBS, 2000 GATES, 325 MHz, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁數(shù)： | 28/76頁 |
| 文件大?。?/td> | 731K |
| 代理商： | XC3142L-2PC84C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
R
XC3000 Series Field Programmable Gate Arrays
7-30
November 9, 1998 (Version 3.1)
Notes:
1. At power-up, V
must rise from 2.0 V to V
min in less than 25 ms. If this is not possible, configuration can be delayed by
holding RESET Low until V
CC
has reached 4.0 V (2.5 V for the XC3000L). A very long V
rise time of >100 ms, or a
non-monotonically rising V
may require a >6-
μ
s High level on RESET, followed by a >6-
μ
s Low level on RESET and D/P
after V
has reached 4.0 V (2.5 V for the XC3000L).
2. Configuration must be delayed until the INIT of all FPGAs is High.
3. Time from end of WS to CCLK cycle for the new byte of data depends on completion of previous byte processing and the
phase of the internal timing generator for CCLK.
4. CCLK and DOUT timing is tested in slave mode.
5. T
indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T
BUSY
occurs when a byte is loaded into an empty parallel-to-serial converter. The longest TBUSY occurs when a new word is
loaded into the input register before the second-level buffer has started shifting out data.
Note:
This timing diagram shows very relaxed requirements: Data need not be held beyond the rising edge of WS. BUSY
will go active within 60 ns after the end of WS. BUSY will stay active for several microseconds. WS may be asserted
immediately after the end of BUSY.
Figure 28: Peripheral Mode Programming Switching Characteristics
6
BUSY
T
D6
DOUT
RDY/BUSY
D7
D0
D1
D2
4
WTRB
T
Valid
2
DC
T
1
CA
T
CCLK
D0-D7
CS2
WS, CS0, CS1
3
CD
T
WRITE TO FPGA
X5992
Previous Byte
New Byte
Description
Symbol
Min
100
Max
Units
ns
WRITE
Effective Write time required
(Assertion of CS0, CS1, CS2, WS)
DIN Setup time required
DIN Hold time required
RDY/BUSY delay after end of WS
1
T
CA
2
3
4
T
DC
T
CD
T
WTRB
60
0
ns
ns
ns
60
RDY
Earliest next WS after end of BUSY
5
T
RBWT
0
ns
BUSY Low time generated
6
T
BUSY
2.5
9
CCLK
periods
相關PDF資料 |
PDF描述 |
|---|---|
| XC3142L-3PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3TQ144C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3VQ160C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-2PC84C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3190L-2TQ176C | Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC3142L-2TQ144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-2VQ160C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3PC84C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3TQ144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
| XC3142L-3VQ160C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays (XC3000A/L, XC3100A/L) |
發(fā)布緊急采購，3分鐘左右您將得到回復。