參數(shù)資料
型號: X4003
英文描述: Standard Recovery Rectifier; Repetitive Reverse Voltage Max, Vrrm:1600V; Forward Current Avg Rectified, IF(AV):70A; Non Repetitive Forward Surge Current Max, Ifsm:1150A; Forward Voltage Max, VF:1.5V; Package/Case:DO-203AB
中文描述: CPU監(jiān)控
文件頁數(shù): 9/18頁
文件大?。?/td> 378K
代理商: X4003
X4003/X4005
Characteristics subject to change without notice.
9 of 18
REV 1.1.3 4/30/02
www.xicor.com
Serial Read Operations
The read operation allows the master to access the control
register. To conform to the I
2
C standard, prior to issuing
the slave address byte with the R/W bit set to one, the
master must first perform a “dummy” write operation.
The master issues the start condition and the slave
address byte, receives an acknowledge, then issues
the byte address. After acknowledging receipt of the
byte address, the master immediately issues another
start condition and the slave address byte with the R/W
bit set to one. This is followed by an acknowledge from
the device and then by the eight bit control register.
The master terminates the read operation by not
responding with an acknowledge and then issuing a
stop condition. Refer to Figure 9 for the address,
acknowledge, and data transfer sequences.
Operational Notes
The device powers-up in the following state:
– The device is in the low power standby state.
– The WEL bit is set to ‘0’. In this state it is not possible
to write to the device.
– SDA pin is the input mode.
RESET/RESET signal is active for t
PURST
.
Figure 9. Control Register Read Sequence
Slave
Address
Byte
Address
A
C
K
A
C
K
S
t
a
r
t
S
t
o
p
Slave
Address
Data
A
C
K
S
t
a
r
t
SDA Bus
Signals from
the Slave
Signals from
the Master
0
1
0
0
1
1
0
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
0
1
Data Protection
The following circuitry has been included to prevent
inadvertent writes:
– The WEL bit must be set to allow a write operation.
– The proper clock count and bit sequence is required
prior to the stop bit in order to start a nonvolatile
write cycle.
– A three step sequence is required before writing into
the control register to change watchdog timer or
block lock settings.
– The WP pin, when held HIGH, prevents all writes to
the control register.
– Communication to the device is inhibited below the
V
TRIP
voltage.
– Command to change the control register are termi-
nated if in-progress when RESET/RESET go active.
Symbol Table
WAVEFORM
INPUTS
OUTPUTS
Must be
steady
Will be
steady
May change
from LOW
to HIGH
May change
from HIGH
to LOW
Will change
from LOW
to HIGH
Will change
from HIGH
to LOW
Don’t Care:
Changes
Allowed
N/A
Changing:
State Not
Known
Center Line
is High
Impedance
相關(guān)PDF資料
PDF描述
X4003S8I THYRISTOR, 32A 1200V B-2THYRISTOR, 32A 1200V B-2; Voltage, Vrrm:1200V; Current, It av:24A; Case style:B2; Current, It rms:50A; Current, Itsm:450A; Voltage, Vgt:3.0V; Current, Igt:100mA; Thread size:M6; Thyristor/Triac t
X4003S8I-2.7 Thyristor Diode Module; Leaded Process Compatible:Yes
X4003S8I-2.7A RTC Module With CPU Supervisor
X4005 THYRISTOR, CAPSULE, 550A; Thyristor/Triac type:Thyristor; Voltage, Vdrm:1200V; Current, It rms:1200A; Current, Itsm:9000A; Current, Igt:250mA; Voltage, Vgt:1.65V; Case style:TO-200; Current, It av:550A; Diameter, External:41mm; RoHS Compliant: Yes
X4005M8I SCR Thyristor; Peak Repetitive Off-State Voltage, Vdrm:1600V; On-State RMS Current, IT(rms):1200A; Peak Non Repetitive Surge Current, Itsm:9000A; Current, It av:550A; Package/Case:B11; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X4003_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CPU Supervisor
X40030 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Intergrated CPU Supervisor
X40030_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor
X40030_13 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor
X40030A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitor with Integrated CPU Supervisor