- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄231491 > WEDPN16M64VR-100B2C (WHITE ELECTRONIC DESIGNS CORP) 16M X 64 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 PDF資料下載
參數(shù)資料
| 型號(hào)： | WEDPN16M64VR-100B2C |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 16M X 64 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 |
| 封裝： | 25 X 21 MM, PLASTIC, BGA-219 |
| 文件頁(yè)數(shù)： | 10/15頁(yè) |
| 文件大?。?/td> | 519K |
| 代理商： | WEDPN16M64VR-100B2C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
WEDPN16M64VR-XB2X
4
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
January 2005
Rev. 0
FUNCTIONAL DESCRIPTION
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed (BA0 and BA1 select the bank,
A0-12 select the row). The address bits (A0-8) registered
coincident with the READ or WRITE command are used to
select the starting column location for the burst access.
Prior to normal operation, the SDRAM must be initialized.
The following sections provide detailed information
covering device initialization, register denition, command
descriptions and device operation.
INITIALIZATION
SDRAMs must be powered up and initialized in a predened
manner. Operational procedures other than those specied
may result in undened operation. Once power is applied
to VCC and VCCQ (simultaneously) and the clock is stable
(stable clock is dened as a signal cycling within timing
constraints specified for the clock pin), the SDRAM
requires a 100μs delay prior to issuing any command
other than a COMMAND INHIBIT or a NOP. Starting at
some point during this 100μs period and continuing at
least through the end of this period, COMMAND INHIBIT
or NOP commands should be applied.
Once the 100μs delay has been satised with at least
one COMMAND INHIBIT or NOP command having been
applied, a PRECHARGE command should be applied. All
banks must be precharged, thereby placing the device in
the all banks idle state.
Once in the idle state, two AUTO REFRESH cycles must be
performed. After the AUTO REFRESH cycles are complete,
the SDRAM is ready for Mode Register programming.
Because the Mode Register will power up in an unknown
state, it should be loaded prior to applying any operational
command.
REGISTER DEFINITION
MODE REGISTER
The Mode Register is used to dene the specic mode
of operation of the SDRAM. This denition includes the
selec-tion of a burst length, a burst type, a CAS latency,
an operating mode and a write burst mode, as shown in
Figure 3. The Mode Register is programmed via the LOAD
MODE REGISTER command and will retain the stored
information until it is programmed again or the device
loses power.
Mode register bits M0-M2 specify the burst length, M3
species the type of burst (sequential or interleaved), M4-M6
specify the CAS latency, M7 and M8 specify the operating
mode, M9 species the WRITE burst mode, and M10 and
M11 are reserved for future use. Address A12 (M12) is
undened but should be driven LOW during loading of the
mode register.
The Mode Register must be loaded when all banks are
idle, and the controller must wait the specied time before
initiating the subsequent operation. Violating either of these
requirements will result in unspecied operation.
BURST LENGTH
Read and write accesses to the SDRAM are burst oriented,
with the burst length being programmable, as shown
in Figure 3. The burst length determines the maximum
number of column locations that can be accessed for a
given READ or WRITE command. Burst lengths of 1, 2, 4
or 8 locations are available for both the sequential and the
interleaved burst types, and a full-page burst is available
for the sequential type. The full-page burst is used in
conjunction with the BURST TERMINATE command to
generate arbitrary burst lengths.
Reserved states should not be used, as unknown operation
or incompatibility with future versions may result.
When a READ or WRITE command is issued, a block of
columns equal to the burst length is effectively selected.
All accesses for that burst take place within this block,
meaning that the burst will wrap within the block if a
boundary is reached. The block is uniquely selected by
A1-8 when the burst length is set to two; by A2-8 when
the burst length is set to four; and by A3-8 when the burst
length is set to eight. The remaining (least signicant)
address bit(s) is (are) used to select the starting location
within the block. Full-page bursts wrap within the page if
the boundary is reached.
BURST TYPE
Accesses within a given burst may be programmed to be
either sequential or interleaved; this is referred to as the
burst type and is selected via bit M3.
The ordering of accesses within a burst is determined by
the burst length, the burst type and the starting column
address, as shown in Table 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3DG63126V10D2 | 128M X 64 SYNCHRONOUS DRAM MODULE, 6 ns, DMA168 |
| W3E232M16S-266STIG | 64M X 16 DDR DRAM, 0.7 ns, PDSO66 |
| WPS256K16T-20LJC | 256K X 16 STANDARD SRAM, 20 ns, PDSO44 |
| WMF256K8-70FEM5A | 256K X 8 FLASH 5V PROM, 70 ns, CDFP32 |
| WMS512K8BV-20DEMEA | 512K X 8 STANDARD SRAM, 20 ns, CDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WEDPN16M64VR-100B2I | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:16Mx64 REGISTERED SYNCHRONOUS DRAM |
| WEDPN16M64VR-100B2M | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:16Mx64 REGISTERED SYNCHRONOUS DRAM |
| WEDPN16M64VR-100BC | 制造商:Microsemi Corporation 功能描述:16M X 64 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk |
| WEDPN16M64VR-100BI | 制造商:Microsemi Corporation 功能描述:16M X 64 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk |
| WEDPN16M64VR-100BM | 制造商:Microsemi Corporation 功能描述:16M X 64 SDRAM MODULE W/REGISTERED BUFFERS, 3.3V, 100 MHZ, 2 - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。