參數(shù)資料
型號: WED3EG6417S262D4
廠商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分類: DRAM
英文描述: 16M X 64 DDR DRAM MODULE, DMA200
封裝: SODIMM- 200
文件頁數(shù): 5/7頁
文件大?。?/td> 68K
代理商: WED3EG6417S262D4
5
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic
WED3EG6417S-D4
March 2002
Rev. # 0
*ADVANCED
White Electronic Designs Corp. reserves the right to change products or specications without notice.
IDD SPECIFICATIONS AND TEST CONDITIONS
(Recommended operating conditions, TA = 0 to 70°C, VCCQ = 2.5V ±0.2V, VCC = 2.5V ±0.2V)
* Mode IDD was calculeter on the basis of component IDD and can be differently measured according to DQ loading cap.
Parameter
Symbol
Conditions
DDR266@CL=2
Max
DDR266@CL=2.5
Max
DDR200@CL=2
Max
Units
Operating Current
IDD0
One device bank; Active = Precharge;
tRC=tRC(MIN); tCK=tCK
(MIN); DQ, DM and DQS inputs changing
once per clock cycle; Address and control
inputs changing once every two cycles.
680
600
mA
Operating Current
IDD1
One device banks; Active-Read-Precharge;
Burst = 2; tRC=tRC(MIN); tCK=tCK
(MIN); lout=0mA; Address and control inputs
changing once per clock cycle.
880
800
mA
Precharge Power-
Down Standby Current
IDD2P
All device bank idle; Power-down mode;
tCK=tCK(MIN); CKE=(low)
32
28
mA
Idle Standby Current
IDD2F
CS# = High; All device banks idle; tCK=tCK(MIN);
CKE = high; Address and other control inputs
changing once per clock cycle. VIN = VREF for
DQ, DQS and DM.
200
176
mA
Active Power-Down
Standby Current
IDD3P
One device bank active; Power-down mode;
tCK(MIN); CKE=(low)
280
mA
Active Standby Current
IDD3N
CS# = High; CKE = High; One device bank;
Active-Precharge; tRC=tRAS(MAX); tCK=tCK(MIN);
DQ, DM and DQS inputs changing twice per
clock cycle; Address and other control inputs
changing once per clock cycle
400
360
mA
Operating Current
IDD4R
Burst = 2; Reads; Continous burst; Once
device bank active; Address and control inputs
changing once per clock cycle; tCK=tCK(MIN);
IOUT=0mA
1360
1160
mA
Operating Current
IDD4W
Burst=2; Writes; Continous burst; Once device
bank active; Address and control inputs
changing once per clock cycle; tCK=tCK(MIN);
DQ,DM and DQS inputs changing twice per
clock cycle.
1400
1120
mA
Auto Refresh Current
IDD5
tRC=tRC(MIN)
1520
1280
mA
Self Refresh Current
IDD6
CKE 0.2V
16
mA
Operating Current
IDD7A
Four bank interleaving Reads (BL=4) with
auto precharge with tRC=tRC(MIN); tCK=tCK(MIN);
Address and control input change only during
Active Read or Write commands.
2640
2080
mA
相關(guān)PDF資料
PDF描述
WEDPN8M72V-125BI 8M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219
WEDPN8M72VR-66I 8M X 72 SYNCHRONOUS DRAM MODULE, 7.5 ns, PBGA219
WG1602B-Y-JCS WP1602B-Y-JCS
WG160PRW40 TWO PART BOARD CONNECTOR
WG2002A-Y-JCS WP2002A-Y-JCS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WED3EG6417S265D4 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx64 DDR SDRAM UNBUFFERED
WED3EG6417S-D4 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx64 DDR SDRAM UNBUFFERED
WED3EG6418S202D4 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
WED3EG6418S262D4 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL
WED3EG6418S265D4 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB- 16Mx64 DDR SDRAM UNBUFFERED W/PLL