
VT8501 Apollo MVP4
Revision 1.3
February 1, 2000
-
iii-
Table of Contents
7HFKQRORJLHV,QF
'HOLYHULQJ 9DOXH
VGA Status / Enable Registers ............................................................................................................................................................. 74
VGA Sequencer Registers (SR)............................................................................................................................................................ 75
VGA RAMDAC Registers.................................................................................................................................................................... 75
VGA Graphics Controller Registers (GR)............................................................................................................................................. 76
VGA CRT Controller Registers (CR) .................................................................................................................................................. 77
Extended Registers
–
Non-Indexed I/O Ports ....................................................................................................................................... 78
Extended Registers
–
VGA Sequencer Indexed.................................................................................................................................... 79
Extended Registers
–
VGA Graphics Controller Indexed..................................................................................................................... 89
Extended Registers
–
VGA CRT Controller Indexed............................................................................................................................ 95
Extended Registers
–
CRTC Shadow.................................................................................................................................................. 109
3D Graphics Engine Registers...........................................................................................................................................110
Operational Concept ........................................................................................................................................................................... 110
Drawing............................................................................................................................................................................................... 111
Geometry Primitives............................................................................................................................................................................ 112
Synchronization .................................................................................................................................................................................. 115
Functional Blocks ............................................................................................................................................................................... 115
Bus Interface....................................................................................................................................................................................... 115
Span Engine.........................................................................................................................................................................116
Graphics Engine Core........................................................................................................................................................117
Graphics Engine Organization............................................................................................................................................................ 120
Setup Engine Registers ....................................................................................................................................................................... 121
Vertex Registers.................................................................................................................................................................................. 122
Rasterization Engine Registers............................................................................................................................................................ 123
Pixel Engine Registers........................................................................................................................................................................ 130
Texture Engine Registers.................................................................................................................................................................... 136
Memory Interface Registers................................................................................................................................................................ 138
Data Port Area..................................................................................................................................................................................... 138
FUNCTIONAL DESCRIPTIONS ................................................................................................................................................139
S
YSTEM
C
ONFIGURATION
.........................................................................................................................................................139
DFP Interface Configuration.............................................................................................................................................139
G
RAPHICS
C
ONTROLLER
P
OWER
M
ANAGEMENT
...................................................................................................................140
Power Management States.................................................................................................................................................140
Power Management Clock Control...................................................................................................................................140
Power Management Registers ...........................................................................................................................................140
ELECTRICAL SPECIFICATIONS.............................................................................................................................................141
A
BSOLUTE
M
AXIMUM
R
ATINGS
...............................................................................................................................................141
DC C
HARACTERISTICS
..............................................................................................................................................................141
AC T
IMING
S
PECIFICATIONS
....................................................................................................................................................141
MECHANICAL SPECIFICATIONS...........................................................................................................................................147