![](http://datasheet.mmic.net.cn/370000/UPD784907_datasheet_16743927/UPD784907_65.png)
μ
PD784907, 784908
65
Data Sheet U11680EJ2V0DS00
14. INSTRUCTION SET
(1) 8-bit instructions (The instructions in parentheses are combinations realized by describing A as r)
MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC,
ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC,
MOVBK, XCHBK, CMPBKE, CMPBKNE, CMPBKNC, CMPBKC, CHKL, CHKLA
Table 14-1. Instruction List by 8-Bit Addressing
2nd operand
#byte
A
r
saddr
sfr
!addr16
mem
r3
[WHL+]
n
None
Note 2
r'
saddr'
!!addr24
[saddrp]
PSWL
[WHL–]
1st operand
[%saddrg]
PSWH
A
(MOV)
(MOV)
MOV
(MOV)
Note 6
MOV
(MOV)
MOV
MOV
(MOV)
ADD
Note 1
(XCH)
XCH
(XCH)
Note 6
(XCH)
(XCH)
XCH
(XCH)
(ADD)
Note 1
(ADD)
Note
1
(ADD)
Notes 1, 6
(ADD)
Note 1
ADD
Note 1
ADD
Note 1
(ADD)
Note 1
r
MOV
(MOV)
MOV
MOV
MOV
MOV
ROR
Note 3
MULU
ADD
Note 1
(XCH)
XCH
XCH
XCH
XCH
DIVUW
(ADD)
Note 1
ADD
Note 1
ADD
Note 1
ADD
Note 1
INC
DEC
saddr
MOV
(MOV)
Note 6
MOV
MOV
INC
ADD
Note 1
(ADD)
Note 1
ADD
Note 1
XCH
DEC
ADD
Note 1
DBNZ
sfr
MOV
MOV
MOV
PUSH
ADD
Note 1
(ADD)
Note 1
ADD
Note 1
POP
CHKL
CHKLA
!addr16
MOV
(MOV)
MOV
!!addr24
ADD
Note 1
mem
MOV
[saddrp]
ADD
Note 1
[%saddrg]
mem3
ROR4
ROL4
r3
MOV
MOV
PSWL
PSWH
B, C
DBNZ
STBC, WDM
MOV
[TDE+]
(MOV)
MOVBK
Note 5
[TDE–]
(ADD)
Note 1
MOVM
Note 4
Notes 1.
ADDC, SUB, SUBC, AND, OR, XOR, and CMP are the same as ADD.
2.
There is no second operand, or the second operand is not an operand address.
3.
ROL, RORC, ROLC, SHR, and SHL are the same as ROR.
4.
XCHM, CMPME, CMPMNE, CMPMNC, and CMPMC are the same as MOVM.
5.
XCHBK, CMPBKE, CMPBKNE, CMPBKNC, and CMPBKC are the same as MOVBK.
6.
When saddr is saddr2 with this combination, an instruction with a short code exists.