- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384046 > UPD784031GCA-3B9 (NEC Corp.) 16/8-BIT SINGLE-CHIP MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號： | UPD784031GCA-3B9 |
| 廠商： | NEC Corp. |
| 英文描述： | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| 中文描述： | 16/8-BIT單片機(jī) |
| 文件頁數(shù)： | 49/90頁 |
| 文件大小： | 377K |
| 代理商： | UPD784031GCA-3B9 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
μ
PD784031
49
10.3 Programmable Wait
When the memory space is divided into eight spaces, a wait state can be separately inserted for each memory
space while the RD or WR signal is active. This prevents the overall system efficiency from being degraded even
when memory devices having different access times are connected.
In addition, an address wait function that extends the ASTB signal active period is provided to produce a longer
address decode time. (This function is set for the entire space.)
10.4 Pseudo-Static RAM Refresh Function
Refresh is performed as follows:
Pulse refresh
: A bus cycle is inserted where a refresh pulse is output on the REFRQ pin at regular
intervals. When the memory space is divided into eight, and a specified area
is being accessed, refresh pulses can also be output on the REFRQ pin as the
memory is being accessed. This can prevent the refresh cycle from suspending
normal memory access.
Power-down self-refresh : In standby mode, a low-level signal is output on the REFRQ pin to maintain the
contents of pseudo-static RAM.
10.5 Bus Hold Function
A bus hold function is provided to facilitate connection to devices such as a DMA controller. Suppose that a bus
hold request signal (HLDRQ) is received from an external bus master. In this case, upon the completion of the bus
cycle being performed, the address bus, address/data bus, ASTB, RD, and WR pins are placed in the high-impedance
state, and the bus hold acknowledge signal (HLDAK) is made active to release the bus for the external bus master.
While the bus hold function is being used, the external wait and pseudo-static RAM refresh functions are disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD784031 | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784031A | 16/8-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784907 | 16-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784907GF | 16-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD784908 | 16-BIT SINGLE-CHIP MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD784031GK-9EU-A | 制造商:Renesas Electronics Corporation 功能描述:16BIT K4 ROMLESS - Bulk |
| UPD784031YGC-8BT | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784031YGC-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784031YGK-9EU | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD784038GC-392-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。