![](http://datasheet.mmic.net.cn/370000/uPD780133_datasheet_16740796/uPD780133_133.png)
CHAPTER 5 CLOCK GENERATOR
User’s Manual U16228EJ2V0UD
133
Figure 5-13. Status Transition Diagram (2/4)
(2) When “Ring-OSC can be stopped by software” is selected by mask option
(when subsystem clock is used)
HALT
Note 4
Interrupt
Interrupt
Interrupt
Interrupt
Interrupt
Interrupt
Interrupt
HALT
instruction
HALT
instruction
STOP
instruction
STOP
instruction
STOP
instruction
RSTOP = 0
RSTOP = 1
Note 1
MCC = 0
CSS = 0
Note 5
MCC = 1
CSS = 1
Note 5
MCM0 = 0
MCM0 = 1
Note 2
MSTOP = 1
Note 3
MSTOP = 0
HALT
instruction
HALT
instruction
STOP
Note 4
Reset
Note 6
Status 4
CPU clock: f
XP
f
XP
: Oscillating
f
R
: Oscillation
stopped
Status 3
CPU clock: f
XP
f
XP
: Oscillating
f
R
: Oscillating
Status 1
CPU clock: f
R
f
XP
: Oscillation
stopped
f
R
: Oscillating
Status 2
CPU clock: f
R
f
XP
: Oscillating
f
R
: Oscillating
Reset release
Interrupt
HALT
instruction
Status 6
CPU clock: f
f
XP
: Oscillation
stopped
f
R
: Oscillating/
oscillation
stopped
Status 5
CPU clock: f
f
XP
: Oscillating
f
R
: Oscillating/
oscillation
stopped
Notes 1.
When shifting from status 3 to status 4, make sure that bit 1 (MCS) of the main clock mode register
(MCM) is 1.
2.
Before shifting from status 2 to status 3 after reset and STOP are released, check the X1 input clock
oscillation stabilization time status using the oscillation stabilization time counter status register
(OSTC).
3.
When shifting from status 2 to status 1, make sure that MCS is 0.
4.
When “Ring-OSC can be stopped by software” is selected by a mask option, the clock supply to the
watchdog timer is stopped after the HALT or STOP instruction has been executed, regardless of the
setting of bit 0 (RSTOP) of the Ring-OSC mode register (RCM) and bit 0 (MCM0) of the main clock
mode register (MCM).
5.
The operation cannot be shifted between subsystem clock operation and Ring-OSC operation.
6.
All reset sources (RESET input, POC, LVI, clock monitor, and WDT)