- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384046 > UPD780032AYGC (NEC Corp.) 8-BIT SINGLE-CHIP MICROCONTROLLERS PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD780032AYGC |
| 廠商： | NEC Corp. |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| 中文描述： | 8位單晶片微控制器 |
| 文件頁數(shù)： | 48/70頁 |
| 文件大?。?/td> | 527K |
| 代理商： | UPD780032AYGC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
48
μ
PD780031AY, 780032AY, 780033AY, 780034AY
Data Sheet U14045EJ1V0DS00
(f) I
2
C bus Mode
Parameter
Symbol
Standard Mode
High-Speed Mode
Unit
MIN.
MAX.
MIN.
MAX.
SCL0 clock frequency
f
CLK
0
100
0
400
kHz
Bus-free time
(between stop and start condition)
t
BUF
4.7
—
1.3
—
μ
s
Hold time
Note 1
t
HD:STA
4.0
—
0.6
—
μ
s
SCL0 clock low-level width
t
LOW
4.7
—
1.3
—
μ
s
SCL0 clock high-level width
t
HIGH
4.0
—
0.6
—
μ
s
Start/restart condition setup time
t
SU:STA
4.7
—
0.6
—
μ
s
Data hold time
CBUS compatible master
t
HD:DAT
5.0
—
—
—
μ
s
I
2
C bus
0
Note 2
—
0
Note 2
0.9
Note 3
μ
s
Data setup time
t
SU:DAT
250
—
100
Note 4
—
ns
SDA0 and SCL0 signal rise time
t
R
—
1000
20 + 0.1Cb
Note 5
300
ns
SDA0 and SCL0 signal fall time
t
F
—
300
20 + 0.1Cb
Note 5
300
ns
Stop condition setup time
t
SU:STO
4.0
—
0.6
—
μ
s
Spike pulse width controlled by input filter
t
SP
—
—
0
50
ns
Capacitive load per bus line
Cb
—
400
—
400
pF
Notes 1.
In the start condition, the first clock pulse is generated after this hold time.
2.
To fill in the undefined area of the SCL0 falling edge, it is necessary for the device to internally provide
at least 300 ns of hold time for the SDA0 signal (which is V
IHmin.
of the SCL0 signal).
3.
If the device does not extend the SCL0 signal low hold time (t
LOW
), only maximum data hold time t
HD:DAT
needs to be fulfilled.
4.
The high-speed mode I
2
C bus is available in a standard mode I
2
C bus system. At this time, the conditions
described below must be satisfied.
If the device does not extend the SCL0 signal low state hold time
t
SU:DAT
≥
250 ns
If the device extends the SCL0 signal low state hold time
Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (t
Rmax.
+ t
SU:DAT
= 1000 + 250 = 1250 ns by standard mode I
2
C bus specification).
5.
Cb: Total capacitance per bus line (unit: pF)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD780032AYGK | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD780033AY | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD780033AYCW | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD780033AYGC | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD780033AYGK | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD780033AGK-B03-9ET | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780033AGK-B03-9ET-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780034AGC-119-8BS-A | 制造商:Renesas Electronics Corporation 功能描述:NECUPD780034AGC-119-8BS-A MCU |
| UPD780053GC-055-8BT-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD780101MC-047-5A4-E1-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。