![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/UPD70F3201YGC-YEU-A_datasheet_99847/UPD70F3201YGC-YEU-A_15.png)
User’s Manual U15905EJ2V1UD
13
16.7 Transfer Object .......................................................................................................................420
16.7.1
Transfer type and transfer object .............................................................................................. 420
16.7.2
External bus cycles during DMA transfer (two-cycle transfer) ................................................... 420
16.8 DMA Channel Priorities .........................................................................................................421
16.9 DMA Transfer Start Factors ..................................................................................................421
16.10 DMA Transfer End ..................................................................................................................421
16.10.1 DMA transfer end interrupt ........................................................................................................ 421
16.10.2 Terminal count output upon DMA transfer end.......................................................................... 421
16.11 Precautions .............................................................................................................................422
16.11.1 Interrupt factors ......................................................................................................................... 424
CHAPTER 17 INTERRUPT/EXCEPTION PROCESSING FUNCTION ...............................................425
17.1 Features...................................................................................................................................425
17.2 Non-Maskable Interrupts .......................................................................................................428
17.2.1
Operation .................................................................................................................................. 430
17.2.2
Restore...................................................................................................................................... 431
17.2.3
NP flag ...................................................................................................................................... 432
17.3 Maskable Interrupts ...............................................................................................................433
17.3.1
Operation .................................................................................................................................. 433
17.3.2
Restore...................................................................................................................................... 435
17.3.3
Priorities of maskable interrupts ................................................................................................ 436
17.3.4
Interrupt control register (xxICn)................................................................................................ 440
17.3.5
Interrupt mask registers 0 to 2 (IMR0 to IMR2) ......................................................................... 442
17.3.6
In-service priority register (ISPR) .............................................................................................. 443
17.3.7
ID flag........................................................................................................................................ 443
17.3.8
Watchdog timer mode register (WDTM).................................................................................... 444
17.4 Noise Elimination at External Interrupt Request Input Pins ..............................................445
17.4.1
Edge detection function of external interrupt request input pins ................................................ 445
17.5 Software Exception ................................................................................................................448
17.5.1
Operation .................................................................................................................................. 448
17.5.2
Restore...................................................................................................................................... 449
17.5.3
EP flag ...................................................................................................................................... 450
17.6 Exception Trap .......................................................................................................................451
17.6.1
Illegal opcode definition............................................................................................................. 451
17.6.2
Debug trap ................................................................................................................................ 453
17.7 Interrupt Acknowledge Time of CPU....................................................................................455
17.8 Periods in Which Interrupts Are Not Acknowledged by CPU............................................456
CHAPTER 18 STANDBY FUNCTION...................................................................................................457
18.1 Overview..................................................................................................................................457
18.2 HALT Mode..............................................................................................................................460
18.2.1
Setting and operation status...................................................................................................... 460
18.2.2
Releasing HALT mode .............................................................................................................. 460
18.3 IDLE Mode ...............................................................................................................................462