![](http://datasheet.mmic.net.cn/370000/UPD70F3116A_datasheet_16743820/UPD70F3116A_815.png)
APPENDIX D REVISION HISTORY
User’s Manual U14492EJ5V0UD
815
(2/13)
Edition
Major Revision from Previous Edition
Applied to:
Addition of
Caution
in
4.3.1 (1) Chip area selection control registers 0, 1 (CSC0, CSC1)
Modification of description in table in
4.5.1 Number of access clocks
Addition of
Caution
in
4.6.1 (2) Address wait control register (AWC)
Modification of timing chart in
Figure 4-2 Example of Wait Insertion
Addition of description in
4.8.1 Function outline
Modification of description in
4.9 Bus Priority Order
Modification of description
(1)
in
4.10.1 Program space
CHAPTER 4
BUS CONTROL
FUNCTION
Modification of timing chart in
Figure 5-1 SRAM, External ROM, External I/O Access
Timing
CHAPTER 5
MEMORY ACCESS
CONTROL
FUNCTION
Addition of description in
6.3.3 DMA transfer count registers 0 to 3 (DBC0 to DBC3)
Addition of
Caution
and modification of bit settings in
6.3.4 DMA addressing control
registers 0 to 3 (DADC0 to DADC3)
Modification of description and
Caution
in
6.3.5 DMA channel control registers 0 to 3
(DCHC0 to DCHC3)
Modification of description on bits that can be manipulated in
6.3.6 DMA disable status
register (DDIS)
Modification of description on bits that can be manipulated in
6.3.7 DMA restart register
(DRST)
Modification of description and addition of bit names and bit description in
6.3.8 DMA
trigger factor registers 0 to 3 (DTFR0 to DTFR3)
Addition of description in
6.5.1 Single transfer mode
Addition of description in
6.5.2 Single-step transfer mode
Addition of
Caution
in
6.6.1 Two-cycle transfer
Modification of description in
6.7.1 Transfer type and transfer target
Modification of description in
Table 6-1 Relationship Between Transfer Type and
Transfer Target
Addition and deletion of description in
Table 6-2 External Bus Cycles During DMA
Transfer (Two-Cycle Transfer)
Addition of
Caution
in
6.8 DMA Channel Priorities
Addition of part of description in
Remark
in
6.13 Forcible Termination
Modification of description in
6.14 (3) Times related to DMA transfer
Addition of
6.14 (5) DMA start factor
CHAPTER 6 DMA
FUNCTIONS (DMA
CONTROLLER)
Modification of description in
CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING
FUNCTION
Modification of description in
Table 7-1 Interrupt/Exception Source List
Modification of description in
Figure 7-2 Acknowledging Non-Maskable Interrupt
Request
Addition of
Caution
in
7.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)
2nd
edition
Addition of
Caution
and modification of bit description in
7.3.8 (2) Signal edge selection
registers 10, 11 (SESA10, SESA11)
CHAPTER 7
INTERRUPT/
EXCEPTION
PROCESSING
FUNCTION