- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383982 > UPD70F3107AA (NEC Corp.) 32-Bit Single-Chip Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | UPD70F3107AA |
| 廠商： | NEC Corp. |
| 英文描述： | 32-Bit Single-Chip Microcontrollers |
| 中文描述： | 32位單芯片微控制器 |
| 文件頁數(shù)： | 57/99頁 |
| 文件大?。?/td> | 528K |
| 代理商： | UPD70F3107AA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
Application Note U17121EJ1V1AN
57
CHAPTER 4 CONFIGURATION EXAMPLES OF FPGA INTEGRATION
This chapter describes configuration examples in which the PCI host bridge macro is integrated in an FPGA
(Altera’s EP20K200EQC240-1X).
4.1 Conditions for Configuration Examples of FPGA Integration
The conditions in the configuration examples are as follows.
(1) CPU:
V850E/ME2
(2) Bus width of external bus interface: 32 bits
(3) CS space of PCI host bridge:
CSZ6
(4) CS space of SDRAM:
CSZ3
(5) SDRAM:
Connecting two 16 M
×
16 SDRAMs (4 M
×
16
×
4 banks)
(6) PCI connection:
2 devices
4.2 Points to Remember When Creating Top Layer of FPGA
Points to remember when integrating the PCI host bridge macro with an FPGA are indicated below.
(1) First decode the chip select from the address before creation.
I_CPU_CS0_B: PCI host bridge register chip select
(Offset address in
3.4 Registers
)
I_CPU_CS1_B: PCI I/O area chip select
(See
Figure 3-3 CPU Memory Space/PCI Bus I/O Space Address Map
)
I_CPU_CS2_B: PCI memory area chip select
(See
Figure 3-4 CPU Memory Space/PCI Bus Memory Space Address Map
)
(2) Because the buffers of the address bus and data bus for the expansion bus interface are output when the PCI
host bridge controls SDRAM, they become bidirectional pins via the selector.
The following pins that control SDRAM become 3-state output.
DQM0 to DQM3, SDCKE, SDCS, SDRAS, SDCAS, SDWEZ
(3) The following PCI bus interface pins become bidirectional pins.
AD, CBE, FRAME, IRDY, DEVSEL, TRDY, STOP, PAR, PERR
(4) There are three interrupt request output signals: one is output from the PCI host bridge; the remaining two are
INTA and INTB signals from the external PCI slot and are directly connected to the CPU.
相關PDF資料 |
PDF描述 |
|---|---|
| UPD70F3107AGJA-UEN | 32-Bit Single-Chip Microcontrollers |
| UPD70F3107AGJ-UEN | 32-Bit Single-Chip Microcontrollers |
| UPD70F3134A | 32-Bit Single-Chip Microcontrollers |
| UPD70F3134AF1-EN4 | 32-Bit Single-Chip Microcontrollers |
| UPD70F3134AGJ-UEN | 32-Bit Single-Chip Microcontrollers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD70F3107AF1-EN4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|32-BIT|V850 CPU|CMOS|BGA|161PIN|PLASTIC |
| UPD70F3107AG(A)-UEN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|32-BIT|V850 CPU|CMOS|QFP|144PIN|PLASTIC |
| UPD70F3107AGJA-UEN | 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers |
| UPD70F3107AGJ-UEN | 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers |
| UPD70F3107AGJ-UEN-A | 制造商:Renesas Electronics 功能描述:V850 50MHz 制造商:Renesas Electronics 功能描述:V850 50MHz Cut Tape |
發(fā)布緊急采購，3分鐘左右您將得到回復。