![](http://datasheet.mmic.net.cn/370000/UPD16772A_datasheet_16743675/UPD16772A_4.png)
Data Sheet S14725EJ1V0DS00
4
μ
PD16772A
4. PIN FUNCTIONS
Pin Symbol
Pin Name
Description
S
1
to S
480
D
00
to D
05
D
10
to D
15
D
20
to D
25
D
30
to D
35
D
40
to D
45
D
50
to D
55
Driver output
Display data input
The D/A converted 64-gray-scale analog voltage is output.
The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2
pixels).
D
X0
: LSB, D
X5
: MSB
R,/L
Shift direction control
input
These refer to the start pulse I/O pins when driver ICs are connected in cascade. The shift
directions of the shift registers are as follows.
R,/L = H: STHR input, S
1
→
S
480
, STHL output
R,/L = L: STHL input, S
480
→
S
1
, STHR output
These refer to the start pulse I/O pins when driver ICs are connected in cascade.
Fetching of display data starts when H is read at the rising edge of CLK.
R,/L = H (right shift): STHR input, STHL output
R,/L = L (left shift): STHL input, STHR output
The start pulse width (H level) for next-level drivers is 1CLK.
Refers to the shift register’s shift clock input. The display data is incorporated into the data
register at the rising edge. At the rising edge of the 80
th
clock after the start pulse input, the
start pulse output reaches the high level, thus becoming the start pulse of the next-level
driver. If 82 clock pulses are input after input of the start pulse, input of display data is halted
automatically. The contents of the shift register are cleared at the STB’s rising edge.
The contents of the data register are transferred to the latch circuit at the rising edge. And,
at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure
input of one pulse per horizontal period.
POL = L: The S
2n–1
output uses V
0
to V
4
as the reference supply. The S
2n
output uses V
5
to
V
9
as the reference supply.
POL = H: The S
2n–1
output uses V
5
to V
9
as the reference supply. The S
2n
output uses V
0
to
V
4
as the reference supply.
S
2n–1
indicates the odd output: and S
2n
indicates the even output. Input of the POL signal is
allowed the setup time(t
POL
-
STB
) with respect to STB’s rising edge.
Data inversion can invert when display data is loaded.
POL21/22 = H : Data inversion loads display data after inverting it.
POL21/22 = L : Data inversion does not invert input data.
POL21: D
00
to D
05
, D
10
to D
15
, D
20
to D
25
POL22: D
30
to D
35
, D
40
to D
45
, D
50
to D
55
The current consumption of V
DD2
is lowered by controlling the constant current source of the
output amplifier. This pin is pulled up to the V
DD1
power supply inside the IC. For details,
see
9. CURRENT CONSUMPTION REDUCTION FUNCTION.
This pin can be used to finely control the bias current inside the output amplifier.
When this fine-control function is not required, leave this pin open. For details, see
9. CURRENT CONSUMPTION REDUCTION FUNCTION.
Input the
γ
-corrected power supplies from outside by using operational amplifier. Make sure
to maintain the following relationships. During the gray scale voltage output, be sure to keep
the gray scale level power supply at a constant level.
V
DD2
0.1 V > V
0
> V
1
> V
2
> V
3
> V
4
> 0.5 V
DD2
> V
5
> V
6
> V
7
> V
8
> V
9
> V
SS2
+ 0.1 V
2.3 to 3.6 V
8.5 V
±
0.5 V
Grounding
Grounding
STHR
Right shift start pulse
input/output
Left shift start pulse
input/output
STHL
CLK
Shift clock input
STB
Latch input
POL
Polarity input
POL21,
POL22
Data inversion input
LPC
Low power control
input
Bcont
Bias control
V
0
to V
9
γ
-corrected power
supplies
V
DD1
V
DD2
V
SS1
V
SS2
Logic power supply
Driver power supply
Logic ground
Driver ground