參數(shù)資料
型號(hào): UPD16682N
廠商: NEC Corp.
英文描述: 1/65 DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM
中文描述: 1 / 65稅LCD控制器/驅(qū)動(dòng)器,片內(nèi)RAM
文件頁(yè)數(shù): 45/56頁(yè)
文件大?。?/td> 435K
代理商: UPD16682N
Data Sheet S13368EJ3V0DS00
45
μ
PD16682
( V
DD
= 2.4 to 2.7 V)
Parameter
Symbol
Conditions
MIN.
TYP.
Note
MAX.
Unit
Address hold time
t
AH8
A0
0
ns
Address setup time
t
AS8
A0
0
ns
System cycle time
t
CYC8
1000
ns
Control L pulse width (/WR)
t
CCLW
/WR
120
ns
Control L pulse width (/RD)
t
CCLR
/RD
240
ns
Control H pulse width (/WR)
t
CCHW
/WR
120
ns
Control H pulse width (/RD)
t
CCHR
/RD
120
ns
Data setup time
t
DS8
D
0
to D
7
80
ns
Data hold time
t
DH8
D
0
to D
7
30
ns
/RD access time
t
ACC8
D
0
to D
7
, C
L
= 100 pF
280
ns
Output disable time
t
OH8
D
0
to D
7
, C
L
= 100 pF
10
200
ns
Note
The TYP. value is a reference value when T
A
= 25
°
C
Remarks 1.
The rise and fall times (t
r
and t
f
) of input signals are rated at 15 ns or less. When using a fast system
cycle time, the rated value range is either (t
r
+ t
f
) < (t
CYC8
–t
CCLW
–t
CCHW
) or (t
r
+ t
f
) < (t
CYC8
–t
CCLW
–t
CCHR
).
2.
All timing is rated based on 20 % or 80 % of V
DD
.
3.
t
CCLW
and t
CCLR
are rated as the overlap time when /CS1 is at low level (CS2 = H) and /WR and /RD are
also at low level.
相關(guān)PDF資料
PDF描述
UPD16682P 1/65 DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM
UPD16682W 1/65 DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM
UPD16700 256-OUTPUT TFT-LCD GATE DRIVER
UPD16700N DUSTCAP, METAL SZ22; Material:Zinc Alloy; Colour:Nickel Plated; Connector shell size:22; Voltage rating, AC:750V; Series:TRIM TRIO
UPD16803 MONOLITHIC DUAL H BRIDGE DRIVER CIRCUIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD16682P 制造商:NEC 制造商全稱:NEC 功能描述:1/65 DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM
UPD16682P-001 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver
UPD16682P-002 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver
UPD16682P-003 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver
UPD16682P-004 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver